registers.h 382 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725
  1. /*
  2. * ARIZONA register definitions
  3. *
  4. * Copyright 2012 Wolfson Microelectronics plc
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #ifndef _ARIZONA_REGISTERS_H
  13. #define _ARIZONA_REGISTERS_H
  14. /*
  15. * Register values.
  16. */
  17. #define ARIZONA_SOFTWARE_RESET 0x00
  18. #define ARIZONA_DEVICE_REVISION 0x01
  19. #define ARIZONA_CTRL_IF_SPI_CFG_1 0x08
  20. #define ARIZONA_CTRL_IF_I2C1_CFG_1 0x09
  21. #define ARIZONA_CTRL_IF_I2C2_CFG_1 0x0A
  22. #define ARIZONA_CTRL_IF_I2C1_CFG_2 0x0B
  23. #define ARIZONA_CTRL_IF_I2C2_CFG_2 0x0C
  24. #define ARIZONA_CTRL_IF_STATUS_1 0x0D
  25. #define ARIZONA_WRITE_SEQUENCER_CTRL_0 0x16
  26. #define ARIZONA_WRITE_SEQUENCER_CTRL_1 0x17
  27. #define ARIZONA_WRITE_SEQUENCER_CTRL_2 0x18
  28. #define ARIZONA_WRITE_SEQUENCER_PROM 0x1A
  29. #define ARIZONA_TONE_GENERATOR_1 0x20
  30. #define ARIZONA_TONE_GENERATOR_2 0x21
  31. #define ARIZONA_TONE_GENERATOR_3 0x22
  32. #define ARIZONA_TONE_GENERATOR_4 0x23
  33. #define ARIZONA_TONE_GENERATOR_5 0x24
  34. #define ARIZONA_PWM_DRIVE_1 0x30
  35. #define ARIZONA_PWM_DRIVE_2 0x31
  36. #define ARIZONA_PWM_DRIVE_3 0x32
  37. #define ARIZONA_WAKE_CONTROL 0x40
  38. #define ARIZONA_SEQUENCE_CONTROL 0x41
  39. #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_1 0x61
  40. #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_2 0x62
  41. #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_3 0x63
  42. #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_4 0x64
  43. #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_1 0x68
  44. #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_2 0x69
  45. #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_3 0x6A
  46. #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_4 0x6B
  47. #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_5 0x6C
  48. #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_6 0x6D
  49. #define ARIZONA_COMFORT_NOISE_GENERATOR 0x70
  50. #define ARIZONA_HAPTICS_CONTROL_1 0x90
  51. #define ARIZONA_HAPTICS_CONTROL_2 0x91
  52. #define ARIZONA_HAPTICS_PHASE_1_INTENSITY 0x92
  53. #define ARIZONA_HAPTICS_PHASE_1_DURATION 0x93
  54. #define ARIZONA_HAPTICS_PHASE_2_INTENSITY 0x94
  55. #define ARIZONA_HAPTICS_PHASE_2_DURATION 0x95
  56. #define ARIZONA_HAPTICS_PHASE_3_INTENSITY 0x96
  57. #define ARIZONA_HAPTICS_PHASE_3_DURATION 0x97
  58. #define ARIZONA_HAPTICS_STATUS 0x98
  59. #define ARIZONA_CLOCK_32K_1 0x100
  60. #define ARIZONA_SYSTEM_CLOCK_1 0x101
  61. #define ARIZONA_SAMPLE_RATE_1 0x102
  62. #define ARIZONA_SAMPLE_RATE_2 0x103
  63. #define ARIZONA_SAMPLE_RATE_3 0x104
  64. #define ARIZONA_SAMPLE_RATE_1_STATUS 0x10A
  65. #define ARIZONA_SAMPLE_RATE_2_STATUS 0x10B
  66. #define ARIZONA_SAMPLE_RATE_3_STATUS 0x10C
  67. #define ARIZONA_ASYNC_CLOCK_1 0x112
  68. #define ARIZONA_ASYNC_SAMPLE_RATE_1 0x113
  69. #define ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS 0x11B
  70. #define ARIZONA_OUTPUT_SYSTEM_CLOCK 0x149
  71. #define ARIZONA_OUTPUT_ASYNC_CLOCK 0x14A
  72. #define ARIZONA_RATE_ESTIMATOR_1 0x152
  73. #define ARIZONA_RATE_ESTIMATOR_2 0x153
  74. #define ARIZONA_RATE_ESTIMATOR_3 0x154
  75. #define ARIZONA_RATE_ESTIMATOR_4 0x155
  76. #define ARIZONA_RATE_ESTIMATOR_5 0x156
  77. #define ARIZONA_DYNAMIC_FREQUENCY_SCALING_1 0x161
  78. #define ARIZONA_FLL1_CONTROL_1 0x171
  79. #define ARIZONA_FLL1_CONTROL_2 0x172
  80. #define ARIZONA_FLL1_CONTROL_3 0x173
  81. #define ARIZONA_FLL1_CONTROL_4 0x174
  82. #define ARIZONA_FLL1_CONTROL_5 0x175
  83. #define ARIZONA_FLL1_CONTROL_6 0x176
  84. #define ARIZONA_FLL1_LOOP_FILTER_TEST_1 0x177
  85. #define ARIZONA_FLL1_NCO_TEST_0 0x178
  86. #define ARIZONA_FLL1_CONTROL_7 0x179
  87. #define ARIZONA_FLL1_SYNCHRONISER_1 0x181
  88. #define ARIZONA_FLL1_SYNCHRONISER_2 0x182
  89. #define ARIZONA_FLL1_SYNCHRONISER_3 0x183
  90. #define ARIZONA_FLL1_SYNCHRONISER_4 0x184
  91. #define ARIZONA_FLL1_SYNCHRONISER_5 0x185
  92. #define ARIZONA_FLL1_SYNCHRONISER_6 0x186
  93. #define ARIZONA_FLL1_SYNCHRONISER_7 0x187
  94. #define ARIZONA_FLL1_SPREAD_SPECTRUM 0x189
  95. #define ARIZONA_FLL1_GPIO_CLOCK 0x18A
  96. #define ARIZONA_FLL2_CONTROL_1 0x191
  97. #define ARIZONA_FLL2_CONTROL_2 0x192
  98. #define ARIZONA_FLL2_CONTROL_3 0x193
  99. #define ARIZONA_FLL2_CONTROL_4 0x194
  100. #define ARIZONA_FLL2_CONTROL_5 0x195
  101. #define ARIZONA_FLL2_CONTROL_6 0x196
  102. #define ARIZONA_FLL2_LOOP_FILTER_TEST_1 0x197
  103. #define ARIZONA_FLL2_NCO_TEST_0 0x198
  104. #define ARIZONA_FLL2_CONTROL_7 0x199
  105. #define ARIZONA_FLL2_SYNCHRONISER_1 0x1A1
  106. #define ARIZONA_FLL2_SYNCHRONISER_2 0x1A2
  107. #define ARIZONA_FLL2_SYNCHRONISER_3 0x1A3
  108. #define ARIZONA_FLL2_SYNCHRONISER_4 0x1A4
  109. #define ARIZONA_FLL2_SYNCHRONISER_5 0x1A5
  110. #define ARIZONA_FLL2_SYNCHRONISER_6 0x1A6
  111. #define ARIZONA_FLL2_SYNCHRONISER_7 0x1A7
  112. #define ARIZONA_FLL2_SPREAD_SPECTRUM 0x1A9
  113. #define ARIZONA_FLL2_GPIO_CLOCK 0x1AA
  114. #define ARIZONA_MIC_CHARGE_PUMP_1 0x200
  115. #define ARIZONA_LDO1_CONTROL_1 0x210
  116. #define ARIZONA_LDO1_CONTROL_2 0x212
  117. #define ARIZONA_LDO2_CONTROL_1 0x213
  118. #define ARIZONA_MIC_BIAS_CTRL_1 0x218
  119. #define ARIZONA_MIC_BIAS_CTRL_2 0x219
  120. #define ARIZONA_MIC_BIAS_CTRL_3 0x21A
  121. #define ARIZONA_ACCESSORY_DETECT_MODE_1 0x293
  122. #define ARIZONA_HEADPHONE_DETECT_1 0x29B
  123. #define ARIZONA_HEADPHONE_DETECT_2 0x29C
  124. #define ARIZONA_HP_DACVAL 0x29F
  125. #define ARIZONA_MICD_CLAMP_CONTROL 0x2A2
  126. #define ARIZONA_MIC_DETECT_1 0x2A3
  127. #define ARIZONA_MIC_DETECT_2 0x2A4
  128. #define ARIZONA_MIC_DETECT_3 0x2A5
  129. #define ARIZONA_MIC_NOISE_MIX_CONTROL_1 0x2C3
  130. #define ARIZONA_ISOLATION_CONTROL 0x2CB
  131. #define ARIZONA_JACK_DETECT_ANALOGUE 0x2D3
  132. #define ARIZONA_INPUT_ENABLES 0x300
  133. #define ARIZONA_INPUT_ENABLES_STATUS 0x301
  134. #define ARIZONA_INPUT_RATE 0x308
  135. #define ARIZONA_INPUT_VOLUME_RAMP 0x309
  136. #define ARIZONA_IN1L_CONTROL 0x310
  137. #define ARIZONA_ADC_DIGITAL_VOLUME_1L 0x311
  138. #define ARIZONA_DMIC1L_CONTROL 0x312
  139. #define ARIZONA_IN1R_CONTROL 0x314
  140. #define ARIZONA_ADC_DIGITAL_VOLUME_1R 0x315
  141. #define ARIZONA_DMIC1R_CONTROL 0x316
  142. #define ARIZONA_IN2L_CONTROL 0x318
  143. #define ARIZONA_ADC_DIGITAL_VOLUME_2L 0x319
  144. #define ARIZONA_DMIC2L_CONTROL 0x31A
  145. #define ARIZONA_IN2R_CONTROL 0x31C
  146. #define ARIZONA_ADC_DIGITAL_VOLUME_2R 0x31D
  147. #define ARIZONA_DMIC2R_CONTROL 0x31E
  148. #define ARIZONA_IN3L_CONTROL 0x320
  149. #define ARIZONA_ADC_DIGITAL_VOLUME_3L 0x321
  150. #define ARIZONA_DMIC3L_CONTROL 0x322
  151. #define ARIZONA_IN3R_CONTROL 0x324
  152. #define ARIZONA_ADC_DIGITAL_VOLUME_3R 0x325
  153. #define ARIZONA_DMIC3R_CONTROL 0x326
  154. #define ARIZONA_IN4L_CONTROL 0x328
  155. #define ARIZONA_ADC_DIGITAL_VOLUME_4L 0x329
  156. #define ARIZONA_DMIC4L_CONTROL 0x32A
  157. #define ARIZONA_ADC_DIGITAL_VOLUME_4R 0x32D
  158. #define ARIZONA_DMIC4R_CONTROL 0x32E
  159. #define ARIZONA_OUTPUT_ENABLES_1 0x400
  160. #define ARIZONA_OUTPUT_STATUS_1 0x401
  161. #define ARIZONA_RAW_OUTPUT_STATUS_1 0x406
  162. #define ARIZONA_OUTPUT_RATE_1 0x408
  163. #define ARIZONA_OUTPUT_VOLUME_RAMP 0x409
  164. #define ARIZONA_OUTPUT_PATH_CONFIG_1L 0x410
  165. #define ARIZONA_DAC_DIGITAL_VOLUME_1L 0x411
  166. #define ARIZONA_DAC_VOLUME_LIMIT_1L 0x412
  167. #define ARIZONA_NOISE_GATE_SELECT_1L 0x413
  168. #define ARIZONA_OUTPUT_PATH_CONFIG_1R 0x414
  169. #define ARIZONA_DAC_DIGITAL_VOLUME_1R 0x415
  170. #define ARIZONA_DAC_VOLUME_LIMIT_1R 0x416
  171. #define ARIZONA_NOISE_GATE_SELECT_1R 0x417
  172. #define ARIZONA_OUTPUT_PATH_CONFIG_2L 0x418
  173. #define ARIZONA_DAC_DIGITAL_VOLUME_2L 0x419
  174. #define ARIZONA_DAC_VOLUME_LIMIT_2L 0x41A
  175. #define ARIZONA_NOISE_GATE_SELECT_2L 0x41B
  176. #define ARIZONA_OUTPUT_PATH_CONFIG_2R 0x41C
  177. #define ARIZONA_DAC_DIGITAL_VOLUME_2R 0x41D
  178. #define ARIZONA_DAC_VOLUME_LIMIT_2R 0x41E
  179. #define ARIZONA_NOISE_GATE_SELECT_2R 0x41F
  180. #define ARIZONA_OUTPUT_PATH_CONFIG_3L 0x420
  181. #define ARIZONA_DAC_DIGITAL_VOLUME_3L 0x421
  182. #define ARIZONA_DAC_VOLUME_LIMIT_3L 0x422
  183. #define ARIZONA_NOISE_GATE_SELECT_3L 0x423
  184. #define ARIZONA_OUTPUT_PATH_CONFIG_3R 0x424
  185. #define ARIZONA_DAC_DIGITAL_VOLUME_3R 0x425
  186. #define ARIZONA_DAC_VOLUME_LIMIT_3R 0x426
  187. #define ARIZONA_NOISE_GATE_SELECT_3R 0x427
  188. #define ARIZONA_OUTPUT_PATH_CONFIG_4L 0x428
  189. #define ARIZONA_DAC_DIGITAL_VOLUME_4L 0x429
  190. #define ARIZONA_OUT_VOLUME_4L 0x42A
  191. #define ARIZONA_NOISE_GATE_SELECT_4L 0x42B
  192. #define ARIZONA_OUTPUT_PATH_CONFIG_4R 0x42C
  193. #define ARIZONA_DAC_DIGITAL_VOLUME_4R 0x42D
  194. #define ARIZONA_OUT_VOLUME_4R 0x42E
  195. #define ARIZONA_NOISE_GATE_SELECT_4R 0x42F
  196. #define ARIZONA_OUTPUT_PATH_CONFIG_5L 0x430
  197. #define ARIZONA_DAC_DIGITAL_VOLUME_5L 0x431
  198. #define ARIZONA_DAC_VOLUME_LIMIT_5L 0x432
  199. #define ARIZONA_NOISE_GATE_SELECT_5L 0x433
  200. #define ARIZONA_OUTPUT_PATH_CONFIG_5R 0x434
  201. #define ARIZONA_DAC_DIGITAL_VOLUME_5R 0x435
  202. #define ARIZONA_DAC_VOLUME_LIMIT_5R 0x436
  203. #define ARIZONA_NOISE_GATE_SELECT_5R 0x437
  204. #define ARIZONA_OUTPUT_PATH_CONFIG_6L 0x438
  205. #define ARIZONA_DAC_DIGITAL_VOLUME_6L 0x439
  206. #define ARIZONA_DAC_VOLUME_LIMIT_6L 0x43A
  207. #define ARIZONA_NOISE_GATE_SELECT_6L 0x43B
  208. #define ARIZONA_OUTPUT_PATH_CONFIG_6R 0x43C
  209. #define ARIZONA_DAC_DIGITAL_VOLUME_6R 0x43D
  210. #define ARIZONA_DAC_VOLUME_LIMIT_6R 0x43E
  211. #define ARIZONA_NOISE_GATE_SELECT_6R 0x43F
  212. #define ARIZONA_DAC_AEC_CONTROL_1 0x450
  213. #define ARIZONA_NOISE_GATE_CONTROL 0x458
  214. #define ARIZONA_PDM_SPK1_CTRL_1 0x490
  215. #define ARIZONA_PDM_SPK1_CTRL_2 0x491
  216. #define ARIZONA_PDM_SPK2_CTRL_1 0x492
  217. #define ARIZONA_PDM_SPK2_CTRL_2 0x493
  218. #define ARIZONA_SPK_CTRL_2 0x4B5
  219. #define ARIZONA_SPK_CTRL_3 0x4B6
  220. #define ARIZONA_DAC_COMP_1 0x4DC
  221. #define ARIZONA_DAC_COMP_2 0x4DD
  222. #define ARIZONA_DAC_COMP_3 0x4DE
  223. #define ARIZONA_DAC_COMP_4 0x4DF
  224. #define ARIZONA_AIF1_BCLK_CTRL 0x500
  225. #define ARIZONA_AIF1_TX_PIN_CTRL 0x501
  226. #define ARIZONA_AIF1_RX_PIN_CTRL 0x502
  227. #define ARIZONA_AIF1_RATE_CTRL 0x503
  228. #define ARIZONA_AIF1_FORMAT 0x504
  229. #define ARIZONA_AIF1_TX_BCLK_RATE 0x505
  230. #define ARIZONA_AIF1_RX_BCLK_RATE 0x506
  231. #define ARIZONA_AIF1_FRAME_CTRL_1 0x507
  232. #define ARIZONA_AIF1_FRAME_CTRL_2 0x508
  233. #define ARIZONA_AIF1_FRAME_CTRL_3 0x509
  234. #define ARIZONA_AIF1_FRAME_CTRL_4 0x50A
  235. #define ARIZONA_AIF1_FRAME_CTRL_5 0x50B
  236. #define ARIZONA_AIF1_FRAME_CTRL_6 0x50C
  237. #define ARIZONA_AIF1_FRAME_CTRL_7 0x50D
  238. #define ARIZONA_AIF1_FRAME_CTRL_8 0x50E
  239. #define ARIZONA_AIF1_FRAME_CTRL_9 0x50F
  240. #define ARIZONA_AIF1_FRAME_CTRL_10 0x510
  241. #define ARIZONA_AIF1_FRAME_CTRL_11 0x511
  242. #define ARIZONA_AIF1_FRAME_CTRL_12 0x512
  243. #define ARIZONA_AIF1_FRAME_CTRL_13 0x513
  244. #define ARIZONA_AIF1_FRAME_CTRL_14 0x514
  245. #define ARIZONA_AIF1_FRAME_CTRL_15 0x515
  246. #define ARIZONA_AIF1_FRAME_CTRL_16 0x516
  247. #define ARIZONA_AIF1_FRAME_CTRL_17 0x517
  248. #define ARIZONA_AIF1_FRAME_CTRL_18 0x518
  249. #define ARIZONA_AIF1_TX_ENABLES 0x519
  250. #define ARIZONA_AIF1_RX_ENABLES 0x51A
  251. #define ARIZONA_AIF1_FORCE_WRITE 0x51B
  252. #define ARIZONA_AIF2_BCLK_CTRL 0x540
  253. #define ARIZONA_AIF2_TX_PIN_CTRL 0x541
  254. #define ARIZONA_AIF2_RX_PIN_CTRL 0x542
  255. #define ARIZONA_AIF2_RATE_CTRL 0x543
  256. #define ARIZONA_AIF2_FORMAT 0x544
  257. #define ARIZONA_AIF2_TX_BCLK_RATE 0x545
  258. #define ARIZONA_AIF2_RX_BCLK_RATE 0x546
  259. #define ARIZONA_AIF2_FRAME_CTRL_1 0x547
  260. #define ARIZONA_AIF2_FRAME_CTRL_2 0x548
  261. #define ARIZONA_AIF2_FRAME_CTRL_3 0x549
  262. #define ARIZONA_AIF2_FRAME_CTRL_4 0x54A
  263. #define ARIZONA_AIF2_FRAME_CTRL_11 0x551
  264. #define ARIZONA_AIF2_FRAME_CTRL_12 0x552
  265. #define ARIZONA_AIF2_TX_ENABLES 0x559
  266. #define ARIZONA_AIF2_RX_ENABLES 0x55A
  267. #define ARIZONA_AIF2_FORCE_WRITE 0x55B
  268. #define ARIZONA_AIF3_BCLK_CTRL 0x580
  269. #define ARIZONA_AIF3_TX_PIN_CTRL 0x581
  270. #define ARIZONA_AIF3_RX_PIN_CTRL 0x582
  271. #define ARIZONA_AIF3_RATE_CTRL 0x583
  272. #define ARIZONA_AIF3_FORMAT 0x584
  273. #define ARIZONA_AIF3_TX_BCLK_RATE 0x585
  274. #define ARIZONA_AIF3_RX_BCLK_RATE 0x586
  275. #define ARIZONA_AIF3_FRAME_CTRL_1 0x587
  276. #define ARIZONA_AIF3_FRAME_CTRL_2 0x588
  277. #define ARIZONA_AIF3_FRAME_CTRL_3 0x589
  278. #define ARIZONA_AIF3_FRAME_CTRL_4 0x58A
  279. #define ARIZONA_AIF3_FRAME_CTRL_11 0x591
  280. #define ARIZONA_AIF3_FRAME_CTRL_12 0x592
  281. #define ARIZONA_AIF3_TX_ENABLES 0x599
  282. #define ARIZONA_AIF3_RX_ENABLES 0x59A
  283. #define ARIZONA_AIF3_FORCE_WRITE 0x59B
  284. #define ARIZONA_SLIMBUS_FRAMER_REF_GEAR 0x5E3
  285. #define ARIZONA_SLIMBUS_RATES_1 0x5E5
  286. #define ARIZONA_SLIMBUS_RATES_2 0x5E6
  287. #define ARIZONA_SLIMBUS_RATES_3 0x5E7
  288. #define ARIZONA_SLIMBUS_RATES_4 0x5E8
  289. #define ARIZONA_SLIMBUS_RATES_5 0x5E9
  290. #define ARIZONA_SLIMBUS_RATES_6 0x5EA
  291. #define ARIZONA_SLIMBUS_RATES_7 0x5EB
  292. #define ARIZONA_SLIMBUS_RATES_8 0x5EC
  293. #define ARIZONA_SLIMBUS_RX_CHANNEL_ENABLE 0x5F5
  294. #define ARIZONA_SLIMBUS_TX_CHANNEL_ENABLE 0x5F6
  295. #define ARIZONA_SLIMBUS_RX_PORT_STATUS 0x5F7
  296. #define ARIZONA_SLIMBUS_TX_PORT_STATUS 0x5F8
  297. #define ARIZONA_PWM1MIX_INPUT_1_SOURCE 0x640
  298. #define ARIZONA_PWM1MIX_INPUT_1_VOLUME 0x641
  299. #define ARIZONA_PWM1MIX_INPUT_2_SOURCE 0x642
  300. #define ARIZONA_PWM1MIX_INPUT_2_VOLUME 0x643
  301. #define ARIZONA_PWM1MIX_INPUT_3_SOURCE 0x644
  302. #define ARIZONA_PWM1MIX_INPUT_3_VOLUME 0x645
  303. #define ARIZONA_PWM1MIX_INPUT_4_SOURCE 0x646
  304. #define ARIZONA_PWM1MIX_INPUT_4_VOLUME 0x647
  305. #define ARIZONA_PWM2MIX_INPUT_1_SOURCE 0x648
  306. #define ARIZONA_PWM2MIX_INPUT_1_VOLUME 0x649
  307. #define ARIZONA_PWM2MIX_INPUT_2_SOURCE 0x64A
  308. #define ARIZONA_PWM2MIX_INPUT_2_VOLUME 0x64B
  309. #define ARIZONA_PWM2MIX_INPUT_3_SOURCE 0x64C
  310. #define ARIZONA_PWM2MIX_INPUT_3_VOLUME 0x64D
  311. #define ARIZONA_PWM2MIX_INPUT_4_SOURCE 0x64E
  312. #define ARIZONA_PWM2MIX_INPUT_4_VOLUME 0x64F
  313. #define ARIZONA_MICMIX_INPUT_1_SOURCE 0x660
  314. #define ARIZONA_MICMIX_INPUT_1_VOLUME 0x661
  315. #define ARIZONA_MICMIX_INPUT_2_SOURCE 0x662
  316. #define ARIZONA_MICMIX_INPUT_2_VOLUME 0x663
  317. #define ARIZONA_MICMIX_INPUT_3_SOURCE 0x664
  318. #define ARIZONA_MICMIX_INPUT_3_VOLUME 0x665
  319. #define ARIZONA_MICMIX_INPUT_4_SOURCE 0x666
  320. #define ARIZONA_MICMIX_INPUT_4_VOLUME 0x667
  321. #define ARIZONA_NOISEMIX_INPUT_1_SOURCE 0x668
  322. #define ARIZONA_NOISEMIX_INPUT_1_VOLUME 0x669
  323. #define ARIZONA_NOISEMIX_INPUT_2_SOURCE 0x66A
  324. #define ARIZONA_NOISEMIX_INPUT_2_VOLUME 0x66B
  325. #define ARIZONA_NOISEMIX_INPUT_3_SOURCE 0x66C
  326. #define ARIZONA_NOISEMIX_INPUT_3_VOLUME 0x66D
  327. #define ARIZONA_NOISEMIX_INPUT_4_SOURCE 0x66E
  328. #define ARIZONA_NOISEMIX_INPUT_4_VOLUME 0x66F
  329. #define ARIZONA_OUT1LMIX_INPUT_1_SOURCE 0x680
  330. #define ARIZONA_OUT1LMIX_INPUT_1_VOLUME 0x681
  331. #define ARIZONA_OUT1LMIX_INPUT_2_SOURCE 0x682
  332. #define ARIZONA_OUT1LMIX_INPUT_2_VOLUME 0x683
  333. #define ARIZONA_OUT1LMIX_INPUT_3_SOURCE 0x684
  334. #define ARIZONA_OUT1LMIX_INPUT_3_VOLUME 0x685
  335. #define ARIZONA_OUT1LMIX_INPUT_4_SOURCE 0x686
  336. #define ARIZONA_OUT1LMIX_INPUT_4_VOLUME 0x687
  337. #define ARIZONA_OUT1RMIX_INPUT_1_SOURCE 0x688
  338. #define ARIZONA_OUT1RMIX_INPUT_1_VOLUME 0x689
  339. #define ARIZONA_OUT1RMIX_INPUT_2_SOURCE 0x68A
  340. #define ARIZONA_OUT1RMIX_INPUT_2_VOLUME 0x68B
  341. #define ARIZONA_OUT1RMIX_INPUT_3_SOURCE 0x68C
  342. #define ARIZONA_OUT1RMIX_INPUT_3_VOLUME 0x68D
  343. #define ARIZONA_OUT1RMIX_INPUT_4_SOURCE 0x68E
  344. #define ARIZONA_OUT1RMIX_INPUT_4_VOLUME 0x68F
  345. #define ARIZONA_OUT2LMIX_INPUT_1_SOURCE 0x690
  346. #define ARIZONA_OUT2LMIX_INPUT_1_VOLUME 0x691
  347. #define ARIZONA_OUT2LMIX_INPUT_2_SOURCE 0x692
  348. #define ARIZONA_OUT2LMIX_INPUT_2_VOLUME 0x693
  349. #define ARIZONA_OUT2LMIX_INPUT_3_SOURCE 0x694
  350. #define ARIZONA_OUT2LMIX_INPUT_3_VOLUME 0x695
  351. #define ARIZONA_OUT2LMIX_INPUT_4_SOURCE 0x696
  352. #define ARIZONA_OUT2LMIX_INPUT_4_VOLUME 0x697
  353. #define ARIZONA_OUT2RMIX_INPUT_1_SOURCE 0x698
  354. #define ARIZONA_OUT2RMIX_INPUT_1_VOLUME 0x699
  355. #define ARIZONA_OUT2RMIX_INPUT_2_SOURCE 0x69A
  356. #define ARIZONA_OUT2RMIX_INPUT_2_VOLUME 0x69B
  357. #define ARIZONA_OUT2RMIX_INPUT_3_SOURCE 0x69C
  358. #define ARIZONA_OUT2RMIX_INPUT_3_VOLUME 0x69D
  359. #define ARIZONA_OUT2RMIX_INPUT_4_SOURCE 0x69E
  360. #define ARIZONA_OUT2RMIX_INPUT_4_VOLUME 0x69F
  361. #define ARIZONA_OUT3LMIX_INPUT_1_SOURCE 0x6A0
  362. #define ARIZONA_OUT3LMIX_INPUT_1_VOLUME 0x6A1
  363. #define ARIZONA_OUT3LMIX_INPUT_2_SOURCE 0x6A2
  364. #define ARIZONA_OUT3LMIX_INPUT_2_VOLUME 0x6A3
  365. #define ARIZONA_OUT3LMIX_INPUT_3_SOURCE 0x6A4
  366. #define ARIZONA_OUT3LMIX_INPUT_3_VOLUME 0x6A5
  367. #define ARIZONA_OUT3LMIX_INPUT_4_SOURCE 0x6A6
  368. #define ARIZONA_OUT3LMIX_INPUT_4_VOLUME 0x6A7
  369. #define ARIZONA_OUT3RMIX_INPUT_1_SOURCE 0x6A8
  370. #define ARIZONA_OUT3RMIX_INPUT_1_VOLUME 0x6A9
  371. #define ARIZONA_OUT3RMIX_INPUT_2_SOURCE 0x6AA
  372. #define ARIZONA_OUT3RMIX_INPUT_2_VOLUME 0x6AB
  373. #define ARIZONA_OUT3RMIX_INPUT_3_SOURCE 0x6AC
  374. #define ARIZONA_OUT3RMIX_INPUT_3_VOLUME 0x6AD
  375. #define ARIZONA_OUT3RMIX_INPUT_4_SOURCE 0x6AE
  376. #define ARIZONA_OUT3RMIX_INPUT_4_VOLUME 0x6AF
  377. #define ARIZONA_OUT4LMIX_INPUT_1_SOURCE 0x6B0
  378. #define ARIZONA_OUT4LMIX_INPUT_1_VOLUME 0x6B1
  379. #define ARIZONA_OUT4LMIX_INPUT_2_SOURCE 0x6B2
  380. #define ARIZONA_OUT4LMIX_INPUT_2_VOLUME 0x6B3
  381. #define ARIZONA_OUT4LMIX_INPUT_3_SOURCE 0x6B4
  382. #define ARIZONA_OUT4LMIX_INPUT_3_VOLUME 0x6B5
  383. #define ARIZONA_OUT4LMIX_INPUT_4_SOURCE 0x6B6
  384. #define ARIZONA_OUT4LMIX_INPUT_4_VOLUME 0x6B7
  385. #define ARIZONA_OUT4RMIX_INPUT_1_SOURCE 0x6B8
  386. #define ARIZONA_OUT4RMIX_INPUT_1_VOLUME 0x6B9
  387. #define ARIZONA_OUT4RMIX_INPUT_2_SOURCE 0x6BA
  388. #define ARIZONA_OUT4RMIX_INPUT_2_VOLUME 0x6BB
  389. #define ARIZONA_OUT4RMIX_INPUT_3_SOURCE 0x6BC
  390. #define ARIZONA_OUT4RMIX_INPUT_3_VOLUME 0x6BD
  391. #define ARIZONA_OUT4RMIX_INPUT_4_SOURCE 0x6BE
  392. #define ARIZONA_OUT4RMIX_INPUT_4_VOLUME 0x6BF
  393. #define ARIZONA_OUT5LMIX_INPUT_1_SOURCE 0x6C0
  394. #define ARIZONA_OUT5LMIX_INPUT_1_VOLUME 0x6C1
  395. #define ARIZONA_OUT5LMIX_INPUT_2_SOURCE 0x6C2
  396. #define ARIZONA_OUT5LMIX_INPUT_2_VOLUME 0x6C3
  397. #define ARIZONA_OUT5LMIX_INPUT_3_SOURCE 0x6C4
  398. #define ARIZONA_OUT5LMIX_INPUT_3_VOLUME 0x6C5
  399. #define ARIZONA_OUT5LMIX_INPUT_4_SOURCE 0x6C6
  400. #define ARIZONA_OUT5LMIX_INPUT_4_VOLUME 0x6C7
  401. #define ARIZONA_OUT5RMIX_INPUT_1_SOURCE 0x6C8
  402. #define ARIZONA_OUT5RMIX_INPUT_1_VOLUME 0x6C9
  403. #define ARIZONA_OUT5RMIX_INPUT_2_SOURCE 0x6CA
  404. #define ARIZONA_OUT5RMIX_INPUT_2_VOLUME 0x6CB
  405. #define ARIZONA_OUT5RMIX_INPUT_3_SOURCE 0x6CC
  406. #define ARIZONA_OUT5RMIX_INPUT_3_VOLUME 0x6CD
  407. #define ARIZONA_OUT5RMIX_INPUT_4_SOURCE 0x6CE
  408. #define ARIZONA_OUT5RMIX_INPUT_4_VOLUME 0x6CF
  409. #define ARIZONA_OUT6LMIX_INPUT_1_SOURCE 0x6D0
  410. #define ARIZONA_OUT6LMIX_INPUT_1_VOLUME 0x6D1
  411. #define ARIZONA_OUT6LMIX_INPUT_2_SOURCE 0x6D2
  412. #define ARIZONA_OUT6LMIX_INPUT_2_VOLUME 0x6D3
  413. #define ARIZONA_OUT6LMIX_INPUT_3_SOURCE 0x6D4
  414. #define ARIZONA_OUT6LMIX_INPUT_3_VOLUME 0x6D5
  415. #define ARIZONA_OUT6LMIX_INPUT_4_SOURCE 0x6D6
  416. #define ARIZONA_OUT6LMIX_INPUT_4_VOLUME 0x6D7
  417. #define ARIZONA_OUT6RMIX_INPUT_1_SOURCE 0x6D8
  418. #define ARIZONA_OUT6RMIX_INPUT_1_VOLUME 0x6D9
  419. #define ARIZONA_OUT6RMIX_INPUT_2_SOURCE 0x6DA
  420. #define ARIZONA_OUT6RMIX_INPUT_2_VOLUME 0x6DB
  421. #define ARIZONA_OUT6RMIX_INPUT_3_SOURCE 0x6DC
  422. #define ARIZONA_OUT6RMIX_INPUT_3_VOLUME 0x6DD
  423. #define ARIZONA_OUT6RMIX_INPUT_4_SOURCE 0x6DE
  424. #define ARIZONA_OUT6RMIX_INPUT_4_VOLUME 0x6DF
  425. #define ARIZONA_AIF1TX1MIX_INPUT_1_SOURCE 0x700
  426. #define ARIZONA_AIF1TX1MIX_INPUT_1_VOLUME 0x701
  427. #define ARIZONA_AIF1TX1MIX_INPUT_2_SOURCE 0x702
  428. #define ARIZONA_AIF1TX1MIX_INPUT_2_VOLUME 0x703
  429. #define ARIZONA_AIF1TX1MIX_INPUT_3_SOURCE 0x704
  430. #define ARIZONA_AIF1TX1MIX_INPUT_3_VOLUME 0x705
  431. #define ARIZONA_AIF1TX1MIX_INPUT_4_SOURCE 0x706
  432. #define ARIZONA_AIF1TX1MIX_INPUT_4_VOLUME 0x707
  433. #define ARIZONA_AIF1TX2MIX_INPUT_1_SOURCE 0x708
  434. #define ARIZONA_AIF1TX2MIX_INPUT_1_VOLUME 0x709
  435. #define ARIZONA_AIF1TX2MIX_INPUT_2_SOURCE 0x70A
  436. #define ARIZONA_AIF1TX2MIX_INPUT_2_VOLUME 0x70B
  437. #define ARIZONA_AIF1TX2MIX_INPUT_3_SOURCE 0x70C
  438. #define ARIZONA_AIF1TX2MIX_INPUT_3_VOLUME 0x70D
  439. #define ARIZONA_AIF1TX2MIX_INPUT_4_SOURCE 0x70E
  440. #define ARIZONA_AIF1TX2MIX_INPUT_4_VOLUME 0x70F
  441. #define ARIZONA_AIF1TX3MIX_INPUT_1_SOURCE 0x710
  442. #define ARIZONA_AIF1TX3MIX_INPUT_1_VOLUME 0x711
  443. #define ARIZONA_AIF1TX3MIX_INPUT_2_SOURCE 0x712
  444. #define ARIZONA_AIF1TX3MIX_INPUT_2_VOLUME 0x713
  445. #define ARIZONA_AIF1TX3MIX_INPUT_3_SOURCE 0x714
  446. #define ARIZONA_AIF1TX3MIX_INPUT_3_VOLUME 0x715
  447. #define ARIZONA_AIF1TX3MIX_INPUT_4_SOURCE 0x716
  448. #define ARIZONA_AIF1TX3MIX_INPUT_4_VOLUME 0x717
  449. #define ARIZONA_AIF1TX4MIX_INPUT_1_SOURCE 0x718
  450. #define ARIZONA_AIF1TX4MIX_INPUT_1_VOLUME 0x719
  451. #define ARIZONA_AIF1TX4MIX_INPUT_2_SOURCE 0x71A
  452. #define ARIZONA_AIF1TX4MIX_INPUT_2_VOLUME 0x71B
  453. #define ARIZONA_AIF1TX4MIX_INPUT_3_SOURCE 0x71C
  454. #define ARIZONA_AIF1TX4MIX_INPUT_3_VOLUME 0x71D
  455. #define ARIZONA_AIF1TX4MIX_INPUT_4_SOURCE 0x71E
  456. #define ARIZONA_AIF1TX4MIX_INPUT_4_VOLUME 0x71F
  457. #define ARIZONA_AIF1TX5MIX_INPUT_1_SOURCE 0x720
  458. #define ARIZONA_AIF1TX5MIX_INPUT_1_VOLUME 0x721
  459. #define ARIZONA_AIF1TX5MIX_INPUT_2_SOURCE 0x722
  460. #define ARIZONA_AIF1TX5MIX_INPUT_2_VOLUME 0x723
  461. #define ARIZONA_AIF1TX5MIX_INPUT_3_SOURCE 0x724
  462. #define ARIZONA_AIF1TX5MIX_INPUT_3_VOLUME 0x725
  463. #define ARIZONA_AIF1TX5MIX_INPUT_4_SOURCE 0x726
  464. #define ARIZONA_AIF1TX5MIX_INPUT_4_VOLUME 0x727
  465. #define ARIZONA_AIF1TX6MIX_INPUT_1_SOURCE 0x728
  466. #define ARIZONA_AIF1TX6MIX_INPUT_1_VOLUME 0x729
  467. #define ARIZONA_AIF1TX6MIX_INPUT_2_SOURCE 0x72A
  468. #define ARIZONA_AIF1TX6MIX_INPUT_2_VOLUME 0x72B
  469. #define ARIZONA_AIF1TX6MIX_INPUT_3_SOURCE 0x72C
  470. #define ARIZONA_AIF1TX6MIX_INPUT_3_VOLUME 0x72D
  471. #define ARIZONA_AIF1TX6MIX_INPUT_4_SOURCE 0x72E
  472. #define ARIZONA_AIF1TX6MIX_INPUT_4_VOLUME 0x72F
  473. #define ARIZONA_AIF1TX7MIX_INPUT_1_SOURCE 0x730
  474. #define ARIZONA_AIF1TX7MIX_INPUT_1_VOLUME 0x731
  475. #define ARIZONA_AIF1TX7MIX_INPUT_2_SOURCE 0x732
  476. #define ARIZONA_AIF1TX7MIX_INPUT_2_VOLUME 0x733
  477. #define ARIZONA_AIF1TX7MIX_INPUT_3_SOURCE 0x734
  478. #define ARIZONA_AIF1TX7MIX_INPUT_3_VOLUME 0x735
  479. #define ARIZONA_AIF1TX7MIX_INPUT_4_SOURCE 0x736
  480. #define ARIZONA_AIF1TX7MIX_INPUT_4_VOLUME 0x737
  481. #define ARIZONA_AIF1TX8MIX_INPUT_1_SOURCE 0x738
  482. #define ARIZONA_AIF1TX8MIX_INPUT_1_VOLUME 0x739
  483. #define ARIZONA_AIF1TX8MIX_INPUT_2_SOURCE 0x73A
  484. #define ARIZONA_AIF1TX8MIX_INPUT_2_VOLUME 0x73B
  485. #define ARIZONA_AIF1TX8MIX_INPUT_3_SOURCE 0x73C
  486. #define ARIZONA_AIF1TX8MIX_INPUT_3_VOLUME 0x73D
  487. #define ARIZONA_AIF1TX8MIX_INPUT_4_SOURCE 0x73E
  488. #define ARIZONA_AIF1TX8MIX_INPUT_4_VOLUME 0x73F
  489. #define ARIZONA_AIF2TX1MIX_INPUT_1_SOURCE 0x740
  490. #define ARIZONA_AIF2TX1MIX_INPUT_1_VOLUME 0x741
  491. #define ARIZONA_AIF2TX1MIX_INPUT_2_SOURCE 0x742
  492. #define ARIZONA_AIF2TX1MIX_INPUT_2_VOLUME 0x743
  493. #define ARIZONA_AIF2TX1MIX_INPUT_3_SOURCE 0x744
  494. #define ARIZONA_AIF2TX1MIX_INPUT_3_VOLUME 0x745
  495. #define ARIZONA_AIF2TX1MIX_INPUT_4_SOURCE 0x746
  496. #define ARIZONA_AIF2TX1MIX_INPUT_4_VOLUME 0x747
  497. #define ARIZONA_AIF2TX2MIX_INPUT_1_SOURCE 0x748
  498. #define ARIZONA_AIF2TX2MIX_INPUT_1_VOLUME 0x749
  499. #define ARIZONA_AIF2TX2MIX_INPUT_2_SOURCE 0x74A
  500. #define ARIZONA_AIF2TX2MIX_INPUT_2_VOLUME 0x74B
  501. #define ARIZONA_AIF2TX2MIX_INPUT_3_SOURCE 0x74C
  502. #define ARIZONA_AIF2TX2MIX_INPUT_3_VOLUME 0x74D
  503. #define ARIZONA_AIF2TX2MIX_INPUT_4_SOURCE 0x74E
  504. #define ARIZONA_AIF2TX2MIX_INPUT_4_VOLUME 0x74F
  505. #define ARIZONA_AIF3TX1MIX_INPUT_1_SOURCE 0x780
  506. #define ARIZONA_AIF3TX1MIX_INPUT_1_VOLUME 0x781
  507. #define ARIZONA_AIF3TX1MIX_INPUT_2_SOURCE 0x782
  508. #define ARIZONA_AIF3TX1MIX_INPUT_2_VOLUME 0x783
  509. #define ARIZONA_AIF3TX1MIX_INPUT_3_SOURCE 0x784
  510. #define ARIZONA_AIF3TX1MIX_INPUT_3_VOLUME 0x785
  511. #define ARIZONA_AIF3TX1MIX_INPUT_4_SOURCE 0x786
  512. #define ARIZONA_AIF3TX1MIX_INPUT_4_VOLUME 0x787
  513. #define ARIZONA_AIF3TX2MIX_INPUT_1_SOURCE 0x788
  514. #define ARIZONA_AIF3TX2MIX_INPUT_1_VOLUME 0x789
  515. #define ARIZONA_AIF3TX2MIX_INPUT_2_SOURCE 0x78A
  516. #define ARIZONA_AIF3TX2MIX_INPUT_2_VOLUME 0x78B
  517. #define ARIZONA_AIF3TX2MIX_INPUT_3_SOURCE 0x78C
  518. #define ARIZONA_AIF3TX2MIX_INPUT_3_VOLUME 0x78D
  519. #define ARIZONA_AIF3TX2MIX_INPUT_4_SOURCE 0x78E
  520. #define ARIZONA_AIF3TX2MIX_INPUT_4_VOLUME 0x78F
  521. #define ARIZONA_SLIMTX1MIX_INPUT_1_SOURCE 0x7C0
  522. #define ARIZONA_SLIMTX1MIX_INPUT_1_VOLUME 0x7C1
  523. #define ARIZONA_SLIMTX1MIX_INPUT_2_SOURCE 0x7C2
  524. #define ARIZONA_SLIMTX1MIX_INPUT_2_VOLUME 0x7C3
  525. #define ARIZONA_SLIMTX1MIX_INPUT_3_SOURCE 0x7C4
  526. #define ARIZONA_SLIMTX1MIX_INPUT_3_VOLUME 0x7C5
  527. #define ARIZONA_SLIMTX1MIX_INPUT_4_SOURCE 0x7C6
  528. #define ARIZONA_SLIMTX1MIX_INPUT_4_VOLUME 0x7C7
  529. #define ARIZONA_SLIMTX2MIX_INPUT_1_SOURCE 0x7C8
  530. #define ARIZONA_SLIMTX2MIX_INPUT_1_VOLUME 0x7C9
  531. #define ARIZONA_SLIMTX2MIX_INPUT_2_SOURCE 0x7CA
  532. #define ARIZONA_SLIMTX2MIX_INPUT_2_VOLUME 0x7CB
  533. #define ARIZONA_SLIMTX2MIX_INPUT_3_SOURCE 0x7CC
  534. #define ARIZONA_SLIMTX2MIX_INPUT_3_VOLUME 0x7CD
  535. #define ARIZONA_SLIMTX2MIX_INPUT_4_SOURCE 0x7CE
  536. #define ARIZONA_SLIMTX2MIX_INPUT_4_VOLUME 0x7CF
  537. #define ARIZONA_SLIMTX3MIX_INPUT_1_SOURCE 0x7D0
  538. #define ARIZONA_SLIMTX3MIX_INPUT_1_VOLUME 0x7D1
  539. #define ARIZONA_SLIMTX3MIX_INPUT_2_SOURCE 0x7D2
  540. #define ARIZONA_SLIMTX3MIX_INPUT_2_VOLUME 0x7D3
  541. #define ARIZONA_SLIMTX3MIX_INPUT_3_SOURCE 0x7D4
  542. #define ARIZONA_SLIMTX3MIX_INPUT_3_VOLUME 0x7D5
  543. #define ARIZONA_SLIMTX3MIX_INPUT_4_SOURCE 0x7D6
  544. #define ARIZONA_SLIMTX3MIX_INPUT_4_VOLUME 0x7D7
  545. #define ARIZONA_SLIMTX4MIX_INPUT_1_SOURCE 0x7D8
  546. #define ARIZONA_SLIMTX4MIX_INPUT_1_VOLUME 0x7D9
  547. #define ARIZONA_SLIMTX4MIX_INPUT_2_SOURCE 0x7DA
  548. #define ARIZONA_SLIMTX4MIX_INPUT_2_VOLUME 0x7DB
  549. #define ARIZONA_SLIMTX4MIX_INPUT_3_SOURCE 0x7DC
  550. #define ARIZONA_SLIMTX4MIX_INPUT_3_VOLUME 0x7DD
  551. #define ARIZONA_SLIMTX4MIX_INPUT_4_SOURCE 0x7DE
  552. #define ARIZONA_SLIMTX4MIX_INPUT_4_VOLUME 0x7DF
  553. #define ARIZONA_SLIMTX5MIX_INPUT_1_SOURCE 0x7E0
  554. #define ARIZONA_SLIMTX5MIX_INPUT_1_VOLUME 0x7E1
  555. #define ARIZONA_SLIMTX5MIX_INPUT_2_SOURCE 0x7E2
  556. #define ARIZONA_SLIMTX5MIX_INPUT_2_VOLUME 0x7E3
  557. #define ARIZONA_SLIMTX5MIX_INPUT_3_SOURCE 0x7E4
  558. #define ARIZONA_SLIMTX5MIX_INPUT_3_VOLUME 0x7E5
  559. #define ARIZONA_SLIMTX5MIX_INPUT_4_SOURCE 0x7E6
  560. #define ARIZONA_SLIMTX5MIX_INPUT_4_VOLUME 0x7E7
  561. #define ARIZONA_SLIMTX6MIX_INPUT_1_SOURCE 0x7E8
  562. #define ARIZONA_SLIMTX6MIX_INPUT_1_VOLUME 0x7E9
  563. #define ARIZONA_SLIMTX6MIX_INPUT_2_SOURCE 0x7EA
  564. #define ARIZONA_SLIMTX6MIX_INPUT_2_VOLUME 0x7EB
  565. #define ARIZONA_SLIMTX6MIX_INPUT_3_SOURCE 0x7EC
  566. #define ARIZONA_SLIMTX6MIX_INPUT_3_VOLUME 0x7ED
  567. #define ARIZONA_SLIMTX6MIX_INPUT_4_SOURCE 0x7EE
  568. #define ARIZONA_SLIMTX6MIX_INPUT_4_VOLUME 0x7EF
  569. #define ARIZONA_SLIMTX7MIX_INPUT_1_SOURCE 0x7F0
  570. #define ARIZONA_SLIMTX7MIX_INPUT_1_VOLUME 0x7F1
  571. #define ARIZONA_SLIMTX7MIX_INPUT_2_SOURCE 0x7F2
  572. #define ARIZONA_SLIMTX7MIX_INPUT_2_VOLUME 0x7F3
  573. #define ARIZONA_SLIMTX7MIX_INPUT_3_SOURCE 0x7F4
  574. #define ARIZONA_SLIMTX7MIX_INPUT_3_VOLUME 0x7F5
  575. #define ARIZONA_SLIMTX7MIX_INPUT_4_SOURCE 0x7F6
  576. #define ARIZONA_SLIMTX7MIX_INPUT_4_VOLUME 0x7F7
  577. #define ARIZONA_SLIMTX8MIX_INPUT_1_SOURCE 0x7F8
  578. #define ARIZONA_SLIMTX8MIX_INPUT_1_VOLUME 0x7F9
  579. #define ARIZONA_SLIMTX8MIX_INPUT_2_SOURCE 0x7FA
  580. #define ARIZONA_SLIMTX8MIX_INPUT_2_VOLUME 0x7FB
  581. #define ARIZONA_SLIMTX8MIX_INPUT_3_SOURCE 0x7FC
  582. #define ARIZONA_SLIMTX8MIX_INPUT_3_VOLUME 0x7FD
  583. #define ARIZONA_SLIMTX8MIX_INPUT_4_SOURCE 0x7FE
  584. #define ARIZONA_SLIMTX8MIX_INPUT_4_VOLUME 0x7FF
  585. #define ARIZONA_EQ1MIX_INPUT_1_SOURCE 0x880
  586. #define ARIZONA_EQ1MIX_INPUT_1_VOLUME 0x881
  587. #define ARIZONA_EQ1MIX_INPUT_2_SOURCE 0x882
  588. #define ARIZONA_EQ1MIX_INPUT_2_VOLUME 0x883
  589. #define ARIZONA_EQ1MIX_INPUT_3_SOURCE 0x884
  590. #define ARIZONA_EQ1MIX_INPUT_3_VOLUME 0x885
  591. #define ARIZONA_EQ1MIX_INPUT_4_SOURCE 0x886
  592. #define ARIZONA_EQ1MIX_INPUT_4_VOLUME 0x887
  593. #define ARIZONA_EQ2MIX_INPUT_1_SOURCE 0x888
  594. #define ARIZONA_EQ2MIX_INPUT_1_VOLUME 0x889
  595. #define ARIZONA_EQ2MIX_INPUT_2_SOURCE 0x88A
  596. #define ARIZONA_EQ2MIX_INPUT_2_VOLUME 0x88B
  597. #define ARIZONA_EQ2MIX_INPUT_3_SOURCE 0x88C
  598. #define ARIZONA_EQ2MIX_INPUT_3_VOLUME 0x88D
  599. #define ARIZONA_EQ2MIX_INPUT_4_SOURCE 0x88E
  600. #define ARIZONA_EQ2MIX_INPUT_4_VOLUME 0x88F
  601. #define ARIZONA_EQ3MIX_INPUT_1_SOURCE 0x890
  602. #define ARIZONA_EQ3MIX_INPUT_1_VOLUME 0x891
  603. #define ARIZONA_EQ3MIX_INPUT_2_SOURCE 0x892
  604. #define ARIZONA_EQ3MIX_INPUT_2_VOLUME 0x893
  605. #define ARIZONA_EQ3MIX_INPUT_3_SOURCE 0x894
  606. #define ARIZONA_EQ3MIX_INPUT_3_VOLUME 0x895
  607. #define ARIZONA_EQ3MIX_INPUT_4_SOURCE 0x896
  608. #define ARIZONA_EQ3MIX_INPUT_4_VOLUME 0x897
  609. #define ARIZONA_EQ4MIX_INPUT_1_SOURCE 0x898
  610. #define ARIZONA_EQ4MIX_INPUT_1_VOLUME 0x899
  611. #define ARIZONA_EQ4MIX_INPUT_2_SOURCE 0x89A
  612. #define ARIZONA_EQ4MIX_INPUT_2_VOLUME 0x89B
  613. #define ARIZONA_EQ4MIX_INPUT_3_SOURCE 0x89C
  614. #define ARIZONA_EQ4MIX_INPUT_3_VOLUME 0x89D
  615. #define ARIZONA_EQ4MIX_INPUT_4_SOURCE 0x89E
  616. #define ARIZONA_EQ4MIX_INPUT_4_VOLUME 0x89F
  617. #define ARIZONA_DRC1LMIX_INPUT_1_SOURCE 0x8C0
  618. #define ARIZONA_DRC1LMIX_INPUT_1_VOLUME 0x8C1
  619. #define ARIZONA_DRC1LMIX_INPUT_2_SOURCE 0x8C2
  620. #define ARIZONA_DRC1LMIX_INPUT_2_VOLUME 0x8C3
  621. #define ARIZONA_DRC1LMIX_INPUT_3_SOURCE 0x8C4
  622. #define ARIZONA_DRC1LMIX_INPUT_3_VOLUME 0x8C5
  623. #define ARIZONA_DRC1LMIX_INPUT_4_SOURCE 0x8C6
  624. #define ARIZONA_DRC1LMIX_INPUT_4_VOLUME 0x8C7
  625. #define ARIZONA_DRC1RMIX_INPUT_1_SOURCE 0x8C8
  626. #define ARIZONA_DRC1RMIX_INPUT_1_VOLUME 0x8C9
  627. #define ARIZONA_DRC1RMIX_INPUT_2_SOURCE 0x8CA
  628. #define ARIZONA_DRC1RMIX_INPUT_2_VOLUME 0x8CB
  629. #define ARIZONA_DRC1RMIX_INPUT_3_SOURCE 0x8CC
  630. #define ARIZONA_DRC1RMIX_INPUT_3_VOLUME 0x8CD
  631. #define ARIZONA_DRC1RMIX_INPUT_4_SOURCE 0x8CE
  632. #define ARIZONA_DRC1RMIX_INPUT_4_VOLUME 0x8CF
  633. #define ARIZONA_DRC2LMIX_INPUT_1_SOURCE 0x8D0
  634. #define ARIZONA_DRC2LMIX_INPUT_1_VOLUME 0x8D1
  635. #define ARIZONA_DRC2LMIX_INPUT_2_SOURCE 0x8D2
  636. #define ARIZONA_DRC2LMIX_INPUT_2_VOLUME 0x8D3
  637. #define ARIZONA_DRC2LMIX_INPUT_3_SOURCE 0x8D4
  638. #define ARIZONA_DRC2LMIX_INPUT_3_VOLUME 0x8D5
  639. #define ARIZONA_DRC2LMIX_INPUT_4_SOURCE 0x8D6
  640. #define ARIZONA_DRC2LMIX_INPUT_4_VOLUME 0x8D7
  641. #define ARIZONA_DRC2RMIX_INPUT_1_SOURCE 0x8D8
  642. #define ARIZONA_DRC2RMIX_INPUT_1_VOLUME 0x8D9
  643. #define ARIZONA_DRC2RMIX_INPUT_2_SOURCE 0x8DA
  644. #define ARIZONA_DRC2RMIX_INPUT_2_VOLUME 0x8DB
  645. #define ARIZONA_DRC2RMIX_INPUT_3_SOURCE 0x8DC
  646. #define ARIZONA_DRC2RMIX_INPUT_3_VOLUME 0x8DD
  647. #define ARIZONA_DRC2RMIX_INPUT_4_SOURCE 0x8DE
  648. #define ARIZONA_DRC2RMIX_INPUT_4_VOLUME 0x8DF
  649. #define ARIZONA_HPLP1MIX_INPUT_1_SOURCE 0x900
  650. #define ARIZONA_HPLP1MIX_INPUT_1_VOLUME 0x901
  651. #define ARIZONA_HPLP1MIX_INPUT_2_SOURCE 0x902
  652. #define ARIZONA_HPLP1MIX_INPUT_2_VOLUME 0x903
  653. #define ARIZONA_HPLP1MIX_INPUT_3_SOURCE 0x904
  654. #define ARIZONA_HPLP1MIX_INPUT_3_VOLUME 0x905
  655. #define ARIZONA_HPLP1MIX_INPUT_4_SOURCE 0x906
  656. #define ARIZONA_HPLP1MIX_INPUT_4_VOLUME 0x907
  657. #define ARIZONA_HPLP2MIX_INPUT_1_SOURCE 0x908
  658. #define ARIZONA_HPLP2MIX_INPUT_1_VOLUME 0x909
  659. #define ARIZONA_HPLP2MIX_INPUT_2_SOURCE 0x90A
  660. #define ARIZONA_HPLP2MIX_INPUT_2_VOLUME 0x90B
  661. #define ARIZONA_HPLP2MIX_INPUT_3_SOURCE 0x90C
  662. #define ARIZONA_HPLP2MIX_INPUT_3_VOLUME 0x90D
  663. #define ARIZONA_HPLP2MIX_INPUT_4_SOURCE 0x90E
  664. #define ARIZONA_HPLP2MIX_INPUT_4_VOLUME 0x90F
  665. #define ARIZONA_HPLP3MIX_INPUT_1_SOURCE 0x910
  666. #define ARIZONA_HPLP3MIX_INPUT_1_VOLUME 0x911
  667. #define ARIZONA_HPLP3MIX_INPUT_2_SOURCE 0x912
  668. #define ARIZONA_HPLP3MIX_INPUT_2_VOLUME 0x913
  669. #define ARIZONA_HPLP3MIX_INPUT_3_SOURCE 0x914
  670. #define ARIZONA_HPLP3MIX_INPUT_3_VOLUME 0x915
  671. #define ARIZONA_HPLP3MIX_INPUT_4_SOURCE 0x916
  672. #define ARIZONA_HPLP3MIX_INPUT_4_VOLUME 0x917
  673. #define ARIZONA_HPLP4MIX_INPUT_1_SOURCE 0x918
  674. #define ARIZONA_HPLP4MIX_INPUT_1_VOLUME 0x919
  675. #define ARIZONA_HPLP4MIX_INPUT_2_SOURCE 0x91A
  676. #define ARIZONA_HPLP4MIX_INPUT_2_VOLUME 0x91B
  677. #define ARIZONA_HPLP4MIX_INPUT_3_SOURCE 0x91C
  678. #define ARIZONA_HPLP4MIX_INPUT_3_VOLUME 0x91D
  679. #define ARIZONA_HPLP4MIX_INPUT_4_SOURCE 0x91E
  680. #define ARIZONA_HPLP4MIX_INPUT_4_VOLUME 0x91F
  681. #define ARIZONA_DSP1LMIX_INPUT_1_SOURCE 0x940
  682. #define ARIZONA_DSP1LMIX_INPUT_1_VOLUME 0x941
  683. #define ARIZONA_DSP1LMIX_INPUT_2_SOURCE 0x942
  684. #define ARIZONA_DSP1LMIX_INPUT_2_VOLUME 0x943
  685. #define ARIZONA_DSP1LMIX_INPUT_3_SOURCE 0x944
  686. #define ARIZONA_DSP1LMIX_INPUT_3_VOLUME 0x945
  687. #define ARIZONA_DSP1LMIX_INPUT_4_SOURCE 0x946
  688. #define ARIZONA_DSP1LMIX_INPUT_4_VOLUME 0x947
  689. #define ARIZONA_DSP1RMIX_INPUT_1_SOURCE 0x948
  690. #define ARIZONA_DSP1RMIX_INPUT_1_VOLUME 0x949
  691. #define ARIZONA_DSP1RMIX_INPUT_2_SOURCE 0x94A
  692. #define ARIZONA_DSP1RMIX_INPUT_2_VOLUME 0x94B
  693. #define ARIZONA_DSP1RMIX_INPUT_3_SOURCE 0x94C
  694. #define ARIZONA_DSP1RMIX_INPUT_3_VOLUME 0x94D
  695. #define ARIZONA_DSP1RMIX_INPUT_4_SOURCE 0x94E
  696. #define ARIZONA_DSP1RMIX_INPUT_4_VOLUME 0x94F
  697. #define ARIZONA_DSP1AUX1MIX_INPUT_1_SOURCE 0x950
  698. #define ARIZONA_DSP1AUX2MIX_INPUT_1_SOURCE 0x958
  699. #define ARIZONA_DSP1AUX3MIX_INPUT_1_SOURCE 0x960
  700. #define ARIZONA_DSP1AUX4MIX_INPUT_1_SOURCE 0x968
  701. #define ARIZONA_DSP1AUX5MIX_INPUT_1_SOURCE 0x970
  702. #define ARIZONA_DSP1AUX6MIX_INPUT_1_SOURCE 0x978
  703. #define ARIZONA_DSP2LMIX_INPUT_1_SOURCE 0x980
  704. #define ARIZONA_DSP2LMIX_INPUT_1_VOLUME 0x981
  705. #define ARIZONA_DSP2LMIX_INPUT_2_SOURCE 0x982
  706. #define ARIZONA_DSP2LMIX_INPUT_2_VOLUME 0x983
  707. #define ARIZONA_DSP2LMIX_INPUT_3_SOURCE 0x984
  708. #define ARIZONA_DSP2LMIX_INPUT_3_VOLUME 0x985
  709. #define ARIZONA_DSP2LMIX_INPUT_4_SOURCE 0x986
  710. #define ARIZONA_DSP2LMIX_INPUT_4_VOLUME 0x987
  711. #define ARIZONA_DSP2RMIX_INPUT_1_SOURCE 0x988
  712. #define ARIZONA_DSP2RMIX_INPUT_1_VOLUME 0x989
  713. #define ARIZONA_DSP2RMIX_INPUT_2_SOURCE 0x98A
  714. #define ARIZONA_DSP2RMIX_INPUT_2_VOLUME 0x98B
  715. #define ARIZONA_DSP2RMIX_INPUT_3_SOURCE 0x98C
  716. #define ARIZONA_DSP2RMIX_INPUT_3_VOLUME 0x98D
  717. #define ARIZONA_DSP2RMIX_INPUT_4_SOURCE 0x98E
  718. #define ARIZONA_DSP2RMIX_INPUT_4_VOLUME 0x98F
  719. #define ARIZONA_DSP2AUX1MIX_INPUT_1_SOURCE 0x990
  720. #define ARIZONA_DSP2AUX2MIX_INPUT_1_SOURCE 0x998
  721. #define ARIZONA_DSP2AUX3MIX_INPUT_1_SOURCE 0x9A0
  722. #define ARIZONA_DSP2AUX4MIX_INPUT_1_SOURCE 0x9A8
  723. #define ARIZONA_DSP2AUX5MIX_INPUT_1_SOURCE 0x9B0
  724. #define ARIZONA_DSP2AUX6MIX_INPUT_1_SOURCE 0x9B8
  725. #define ARIZONA_DSP3LMIX_INPUT_1_SOURCE 0x9C0
  726. #define ARIZONA_DSP3LMIX_INPUT_1_VOLUME 0x9C1
  727. #define ARIZONA_DSP3LMIX_INPUT_2_SOURCE 0x9C2
  728. #define ARIZONA_DSP3LMIX_INPUT_2_VOLUME 0x9C3
  729. #define ARIZONA_DSP3LMIX_INPUT_3_SOURCE 0x9C4
  730. #define ARIZONA_DSP3LMIX_INPUT_3_VOLUME 0x9C5
  731. #define ARIZONA_DSP3LMIX_INPUT_4_SOURCE 0x9C6
  732. #define ARIZONA_DSP3LMIX_INPUT_4_VOLUME 0x9C7
  733. #define ARIZONA_DSP3RMIX_INPUT_1_SOURCE 0x9C8
  734. #define ARIZONA_DSP3RMIX_INPUT_1_VOLUME 0x9C9
  735. #define ARIZONA_DSP3RMIX_INPUT_2_SOURCE 0x9CA
  736. #define ARIZONA_DSP3RMIX_INPUT_2_VOLUME 0x9CB
  737. #define ARIZONA_DSP3RMIX_INPUT_3_SOURCE 0x9CC
  738. #define ARIZONA_DSP3RMIX_INPUT_3_VOLUME 0x9CD
  739. #define ARIZONA_DSP3RMIX_INPUT_4_SOURCE 0x9CE
  740. #define ARIZONA_DSP3RMIX_INPUT_4_VOLUME 0x9CF
  741. #define ARIZONA_DSP3AUX1MIX_INPUT_1_SOURCE 0x9D0
  742. #define ARIZONA_DSP3AUX2MIX_INPUT_1_SOURCE 0x9D8
  743. #define ARIZONA_DSP3AUX3MIX_INPUT_1_SOURCE 0x9E0
  744. #define ARIZONA_DSP3AUX4MIX_INPUT_1_SOURCE 0x9E8
  745. #define ARIZONA_DSP3AUX5MIX_INPUT_1_SOURCE 0x9F0
  746. #define ARIZONA_DSP3AUX6MIX_INPUT_1_SOURCE 0x9F8
  747. #define ARIZONA_DSP4LMIX_INPUT_1_SOURCE 0xA00
  748. #define ARIZONA_DSP4LMIX_INPUT_1_VOLUME 0xA01
  749. #define ARIZONA_DSP4LMIX_INPUT_2_SOURCE 0xA02
  750. #define ARIZONA_DSP4LMIX_INPUT_2_VOLUME 0xA03
  751. #define ARIZONA_DSP4LMIX_INPUT_3_SOURCE 0xA04
  752. #define ARIZONA_DSP4LMIX_INPUT_3_VOLUME 0xA05
  753. #define ARIZONA_DSP4LMIX_INPUT_4_SOURCE 0xA06
  754. #define ARIZONA_DSP4LMIX_INPUT_4_VOLUME 0xA07
  755. #define ARIZONA_DSP4RMIX_INPUT_1_SOURCE 0xA08
  756. #define ARIZONA_DSP4RMIX_INPUT_1_VOLUME 0xA09
  757. #define ARIZONA_DSP4RMIX_INPUT_2_SOURCE 0xA0A
  758. #define ARIZONA_DSP4RMIX_INPUT_2_VOLUME 0xA0B
  759. #define ARIZONA_DSP4RMIX_INPUT_3_SOURCE 0xA0C
  760. #define ARIZONA_DSP4RMIX_INPUT_3_VOLUME 0xA0D
  761. #define ARIZONA_DSP4RMIX_INPUT_4_SOURCE 0xA0E
  762. #define ARIZONA_DSP4RMIX_INPUT_4_VOLUME 0xA0F
  763. #define ARIZONA_DSP4AUX1MIX_INPUT_1_SOURCE 0xA10
  764. #define ARIZONA_DSP4AUX2MIX_INPUT_1_SOURCE 0xA18
  765. #define ARIZONA_DSP4AUX3MIX_INPUT_1_SOURCE 0xA20
  766. #define ARIZONA_DSP4AUX4MIX_INPUT_1_SOURCE 0xA28
  767. #define ARIZONA_DSP4AUX5MIX_INPUT_1_SOURCE 0xA30
  768. #define ARIZONA_DSP4AUX6MIX_INPUT_1_SOURCE 0xA38
  769. #define ARIZONA_ASRC1LMIX_INPUT_1_SOURCE 0xA80
  770. #define ARIZONA_ASRC1RMIX_INPUT_1_SOURCE 0xA88
  771. #define ARIZONA_ASRC2LMIX_INPUT_1_SOURCE 0xA90
  772. #define ARIZONA_ASRC2RMIX_INPUT_1_SOURCE 0xA98
  773. #define ARIZONA_ISRC1DEC1MIX_INPUT_1_SOURCE 0xB00
  774. #define ARIZONA_ISRC1DEC2MIX_INPUT_1_SOURCE 0xB08
  775. #define ARIZONA_ISRC1DEC3MIX_INPUT_1_SOURCE 0xB10
  776. #define ARIZONA_ISRC1DEC4MIX_INPUT_1_SOURCE 0xB18
  777. #define ARIZONA_ISRC1INT1MIX_INPUT_1_SOURCE 0xB20
  778. #define ARIZONA_ISRC1INT2MIX_INPUT_1_SOURCE 0xB28
  779. #define ARIZONA_ISRC1INT3MIX_INPUT_1_SOURCE 0xB30
  780. #define ARIZONA_ISRC1INT4MIX_INPUT_1_SOURCE 0xB38
  781. #define ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE 0xB40
  782. #define ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE 0xB48
  783. #define ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE 0xB60
  784. #define ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE 0xB68
  785. #define ARIZONA_ISRC1INT3MIX_INPUT_1_SOURCE 0xB30
  786. #define ARIZONA_ISRC1INT4MIX_INPUT_1_SOURCE 0xB38
  787. #define ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE 0xB40
  788. #define ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE 0xB48
  789. #define ARIZONA_ISRC2DEC3MIX_INPUT_1_SOURCE 0xB50
  790. #define ARIZONA_ISRC2DEC4MIX_INPUT_1_SOURCE 0xB58
  791. #define ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE 0xB60
  792. #define ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE 0xB68
  793. #define ARIZONA_ISRC2INT3MIX_INPUT_1_SOURCE 0xB70
  794. #define ARIZONA_ISRC2INT4MIX_INPUT_1_SOURCE 0xB78
  795. #define ARIZONA_ISRC3DEC1MIX_INPUT_1_SOURCE 0xB80
  796. #define ARIZONA_ISRC3DEC2MIX_INPUT_1_SOURCE 0xB88
  797. #define ARIZONA_ISRC3DEC3MIX_INPUT_1_SOURCE 0xB90
  798. #define ARIZONA_ISRC3DEC4MIX_INPUT_1_SOURCE 0xB98
  799. #define ARIZONA_ISRC3INT1MIX_INPUT_1_SOURCE 0xBA0
  800. #define ARIZONA_ISRC3INT2MIX_INPUT_1_SOURCE 0xBA8
  801. #define ARIZONA_ISRC3INT3MIX_INPUT_1_SOURCE 0xBB0
  802. #define ARIZONA_ISRC3INT4MIX_INPUT_1_SOURCE 0xBB8
  803. #define ARIZONA_GPIO1_CTRL 0xC00
  804. #define ARIZONA_GPIO2_CTRL 0xC01
  805. #define ARIZONA_GPIO3_CTRL 0xC02
  806. #define ARIZONA_GPIO4_CTRL 0xC03
  807. #define ARIZONA_GPIO5_CTRL 0xC04
  808. #define ARIZONA_IRQ_CTRL_1 0xC0F
  809. #define ARIZONA_GPIO_DEBOUNCE_CONFIG 0xC10
  810. #define ARIZONA_MISC_PAD_CTRL_1 0xC20
  811. #define ARIZONA_MISC_PAD_CTRL_2 0xC21
  812. #define ARIZONA_MISC_PAD_CTRL_3 0xC22
  813. #define ARIZONA_MISC_PAD_CTRL_4 0xC23
  814. #define ARIZONA_MISC_PAD_CTRL_5 0xC24
  815. #define ARIZONA_MISC_PAD_CTRL_6 0xC25
  816. #define ARIZONA_MISC_PAD_CTRL_7 0xC30
  817. #define ARIZONA_MISC_PAD_CTRL_8 0xC31
  818. #define ARIZONA_MISC_PAD_CTRL_9 0xC32
  819. #define ARIZONA_MISC_PAD_CTRL_10 0xC33
  820. #define ARIZONA_MISC_PAD_CTRL_11 0xC34
  821. #define ARIZONA_MISC_PAD_CTRL_12 0xC35
  822. #define ARIZONA_MISC_PAD_CTRL_13 0xC36
  823. #define ARIZONA_MISC_PAD_CTRL_14 0xC37
  824. #define ARIZONA_MISC_PAD_CTRL_15 0xC38
  825. #define ARIZONA_MISC_PAD_CTRL_16 0xC39
  826. #define ARIZONA_MISC_PAD_CTRL_17 0xC3A
  827. #define ARIZONA_MISC_PAD_CTRL_18 0xC3B
  828. #define ARIZONA_INTERRUPT_STATUS_1 0xD00
  829. #define ARIZONA_INTERRUPT_STATUS_2 0xD01
  830. #define ARIZONA_INTERRUPT_STATUS_3 0xD02
  831. #define ARIZONA_INTERRUPT_STATUS_4 0xD03
  832. #define ARIZONA_INTERRUPT_STATUS_5 0xD04
  833. #define ARIZONA_INTERRUPT_STATUS_1_MASK 0xD08
  834. #define ARIZONA_INTERRUPT_STATUS_2_MASK 0xD09
  835. #define ARIZONA_INTERRUPT_STATUS_3_MASK 0xD0A
  836. #define ARIZONA_INTERRUPT_STATUS_4_MASK 0xD0B
  837. #define ARIZONA_INTERRUPT_STATUS_5_MASK 0xD0C
  838. #define ARIZONA_INTERRUPT_CONTROL 0xD0F
  839. #define ARIZONA_IRQ2_STATUS_1 0xD10
  840. #define ARIZONA_IRQ2_STATUS_2 0xD11
  841. #define ARIZONA_IRQ2_STATUS_3 0xD12
  842. #define ARIZONA_IRQ2_STATUS_4 0xD13
  843. #define ARIZONA_IRQ2_STATUS_5 0xD14
  844. #define ARIZONA_IRQ2_STATUS_1_MASK 0xD18
  845. #define ARIZONA_IRQ2_STATUS_2_MASK 0xD19
  846. #define ARIZONA_IRQ2_STATUS_3_MASK 0xD1A
  847. #define ARIZONA_IRQ2_STATUS_4_MASK 0xD1B
  848. #define ARIZONA_IRQ2_STATUS_5_MASK 0xD1C
  849. #define ARIZONA_IRQ2_CONTROL 0xD1F
  850. #define ARIZONA_INTERRUPT_RAW_STATUS_2 0xD20
  851. #define ARIZONA_INTERRUPT_RAW_STATUS_3 0xD21
  852. #define ARIZONA_INTERRUPT_RAW_STATUS_4 0xD22
  853. #define ARIZONA_INTERRUPT_RAW_STATUS_5 0xD23
  854. #define ARIZONA_INTERRUPT_RAW_STATUS_6 0xD24
  855. #define ARIZONA_INTERRUPT_RAW_STATUS_7 0xD25
  856. #define ARIZONA_INTERRUPT_RAW_STATUS_8 0xD26
  857. #define ARIZONA_IRQ_PIN_STATUS 0xD40
  858. #define ARIZONA_ADSP2_IRQ0 0xD41
  859. #define ARIZONA_AOD_WKUP_AND_TRIG 0xD50
  860. #define ARIZONA_AOD_IRQ1 0xD51
  861. #define ARIZONA_AOD_IRQ2 0xD52
  862. #define ARIZONA_AOD_IRQ_MASK_IRQ1 0xD53
  863. #define ARIZONA_AOD_IRQ_MASK_IRQ2 0xD54
  864. #define ARIZONA_AOD_IRQ_RAW_STATUS 0xD55
  865. #define ARIZONA_JACK_DETECT_DEBOUNCE 0xD56
  866. #define ARIZONA_FX_CTRL1 0xE00
  867. #define ARIZONA_FX_CTRL2 0xE01
  868. #define ARIZONA_EQ1_1 0xE10
  869. #define ARIZONA_EQ1_2 0xE11
  870. #define ARIZONA_EQ1_3 0xE12
  871. #define ARIZONA_EQ1_4 0xE13
  872. #define ARIZONA_EQ1_5 0xE14
  873. #define ARIZONA_EQ1_6 0xE15
  874. #define ARIZONA_EQ1_7 0xE16
  875. #define ARIZONA_EQ1_8 0xE17
  876. #define ARIZONA_EQ1_9 0xE18
  877. #define ARIZONA_EQ1_10 0xE19
  878. #define ARIZONA_EQ1_11 0xE1A
  879. #define ARIZONA_EQ1_12 0xE1B
  880. #define ARIZONA_EQ1_13 0xE1C
  881. #define ARIZONA_EQ1_14 0xE1D
  882. #define ARIZONA_EQ1_15 0xE1E
  883. #define ARIZONA_EQ1_16 0xE1F
  884. #define ARIZONA_EQ1_17 0xE20
  885. #define ARIZONA_EQ1_18 0xE21
  886. #define ARIZONA_EQ1_19 0xE22
  887. #define ARIZONA_EQ1_20 0xE23
  888. #define ARIZONA_EQ1_21 0xE24
  889. #define ARIZONA_EQ2_1 0xE26
  890. #define ARIZONA_EQ2_2 0xE27
  891. #define ARIZONA_EQ2_3 0xE28
  892. #define ARIZONA_EQ2_4 0xE29
  893. #define ARIZONA_EQ2_5 0xE2A
  894. #define ARIZONA_EQ2_6 0xE2B
  895. #define ARIZONA_EQ2_7 0xE2C
  896. #define ARIZONA_EQ2_8 0xE2D
  897. #define ARIZONA_EQ2_9 0xE2E
  898. #define ARIZONA_EQ2_10 0xE2F
  899. #define ARIZONA_EQ2_11 0xE30
  900. #define ARIZONA_EQ2_12 0xE31
  901. #define ARIZONA_EQ2_13 0xE32
  902. #define ARIZONA_EQ2_14 0xE33
  903. #define ARIZONA_EQ2_15 0xE34
  904. #define ARIZONA_EQ2_16 0xE35
  905. #define ARIZONA_EQ2_17 0xE36
  906. #define ARIZONA_EQ2_18 0xE37
  907. #define ARIZONA_EQ2_19 0xE38
  908. #define ARIZONA_EQ2_20 0xE39
  909. #define ARIZONA_EQ2_21 0xE3A
  910. #define ARIZONA_EQ3_1 0xE3C
  911. #define ARIZONA_EQ3_2 0xE3D
  912. #define ARIZONA_EQ3_3 0xE3E
  913. #define ARIZONA_EQ3_4 0xE3F
  914. #define ARIZONA_EQ3_5 0xE40
  915. #define ARIZONA_EQ3_6 0xE41
  916. #define ARIZONA_EQ3_7 0xE42
  917. #define ARIZONA_EQ3_8 0xE43
  918. #define ARIZONA_EQ3_9 0xE44
  919. #define ARIZONA_EQ3_10 0xE45
  920. #define ARIZONA_EQ3_11 0xE46
  921. #define ARIZONA_EQ3_12 0xE47
  922. #define ARIZONA_EQ3_13 0xE48
  923. #define ARIZONA_EQ3_14 0xE49
  924. #define ARIZONA_EQ3_15 0xE4A
  925. #define ARIZONA_EQ3_16 0xE4B
  926. #define ARIZONA_EQ3_17 0xE4C
  927. #define ARIZONA_EQ3_18 0xE4D
  928. #define ARIZONA_EQ3_19 0xE4E
  929. #define ARIZONA_EQ3_20 0xE4F
  930. #define ARIZONA_EQ3_21 0xE50
  931. #define ARIZONA_EQ4_1 0xE52
  932. #define ARIZONA_EQ4_2 0xE53
  933. #define ARIZONA_EQ4_3 0xE54
  934. #define ARIZONA_EQ4_4 0xE55
  935. #define ARIZONA_EQ4_5 0xE56
  936. #define ARIZONA_EQ4_6 0xE57
  937. #define ARIZONA_EQ4_7 0xE58
  938. #define ARIZONA_EQ4_8 0xE59
  939. #define ARIZONA_EQ4_9 0xE5A
  940. #define ARIZONA_EQ4_10 0xE5B
  941. #define ARIZONA_EQ4_11 0xE5C
  942. #define ARIZONA_EQ4_12 0xE5D
  943. #define ARIZONA_EQ4_13 0xE5E
  944. #define ARIZONA_EQ4_14 0xE5F
  945. #define ARIZONA_EQ4_15 0xE60
  946. #define ARIZONA_EQ4_16 0xE61
  947. #define ARIZONA_EQ4_17 0xE62
  948. #define ARIZONA_EQ4_18 0xE63
  949. #define ARIZONA_EQ4_19 0xE64
  950. #define ARIZONA_EQ4_20 0xE65
  951. #define ARIZONA_EQ4_21 0xE66
  952. #define ARIZONA_DRC1_CTRL1 0xE80
  953. #define ARIZONA_DRC1_CTRL2 0xE81
  954. #define ARIZONA_DRC1_CTRL3 0xE82
  955. #define ARIZONA_DRC1_CTRL4 0xE83
  956. #define ARIZONA_DRC1_CTRL5 0xE84
  957. #define ARIZONA_DRC2_CTRL1 0xE89
  958. #define ARIZONA_DRC2_CTRL2 0xE8A
  959. #define ARIZONA_DRC2_CTRL3 0xE8B
  960. #define ARIZONA_DRC2_CTRL4 0xE8C
  961. #define ARIZONA_DRC2_CTRL5 0xE8D
  962. #define ARIZONA_HPLPF1_1 0xEC0
  963. #define ARIZONA_HPLPF1_2 0xEC1
  964. #define ARIZONA_HPLPF2_1 0xEC4
  965. #define ARIZONA_HPLPF2_2 0xEC5
  966. #define ARIZONA_HPLPF3_1 0xEC8
  967. #define ARIZONA_HPLPF3_2 0xEC9
  968. #define ARIZONA_HPLPF4_1 0xECC
  969. #define ARIZONA_HPLPF4_2 0xECD
  970. #define ARIZONA_ASRC_ENABLE 0xEE0
  971. #define ARIZONA_ASRC_STATUS 0xEE1
  972. #define ARIZONA_ASRC_RATE1 0xEE2
  973. #define ARIZONA_ASRC_RATE2 0xEE3
  974. #define ARIZONA_ISRC_1_CTRL_1 0xEF0
  975. #define ARIZONA_ISRC_1_CTRL_2 0xEF1
  976. #define ARIZONA_ISRC_1_CTRL_3 0xEF2
  977. #define ARIZONA_ISRC_2_CTRL_1 0xEF3
  978. #define ARIZONA_ISRC_2_CTRL_2 0xEF4
  979. #define ARIZONA_ISRC_2_CTRL_3 0xEF5
  980. #define ARIZONA_ISRC_3_CTRL_1 0xEF6
  981. #define ARIZONA_ISRC_3_CTRL_2 0xEF7
  982. #define ARIZONA_ISRC_3_CTRL_3 0xEF8
  983. #define ARIZONA_CLOCK_CONTROL 0xF00
  984. #define ARIZONA_ANC_SRC 0xF01
  985. #define ARIZONA_DSP_STATUS 0xF02
  986. #define ARIZONA_DSP1_CONTROL_1 0x1100
  987. #define ARIZONA_DSP1_CLOCKING_1 0x1101
  988. #define ARIZONA_DSP1_STATUS_1 0x1104
  989. #define ARIZONA_DSP1_STATUS_2 0x1105
  990. #define ARIZONA_DSP1_STATUS_3 0x1106
  991. #define ARIZONA_DSP1_SCRATCH_0 0x1140
  992. #define ARIZONA_DSP1_SCRATCH_1 0x1141
  993. #define ARIZONA_DSP1_SCRATCH_2 0x1142
  994. #define ARIZONA_DSP1_SCRATCH_3 0x1143
  995. #define ARIZONA_DSP2_CONTROL_1 0x1200
  996. #define ARIZONA_DSP2_CLOCKING_1 0x1201
  997. #define ARIZONA_DSP2_STATUS_1 0x1204
  998. #define ARIZONA_DSP2_STATUS_2 0x1205
  999. #define ARIZONA_DSP2_SCRATCH_0 0x1240
  1000. #define ARIZONA_DSP2_SCRATCH_1 0x1241
  1001. #define ARIZONA_DSP2_SCRATCH_2 0x1242
  1002. #define ARIZONA_DSP2_SCRATCH_3 0x1243
  1003. #define ARIZONA_DSP3_CONTROL_1 0x1300
  1004. #define ARIZONA_DSP3_CLOCKING_1 0x1301
  1005. #define ARIZONA_DSP3_STATUS_1 0x1304
  1006. #define ARIZONA_DSP3_STATUS_2 0x1305
  1007. #define ARIZONA_DSP3_SCRATCH_0 0x1340
  1008. #define ARIZONA_DSP3_SCRATCH_1 0x1341
  1009. #define ARIZONA_DSP3_SCRATCH_2 0x1342
  1010. #define ARIZONA_DSP3_SCRATCH_3 0x1343
  1011. #define ARIZONA_DSP4_CONTROL_1 0x1400
  1012. #define ARIZONA_DSP4_CLOCKING_1 0x1401
  1013. #define ARIZONA_DSP4_STATUS_1 0x1404
  1014. #define ARIZONA_DSP4_STATUS_2 0x1405
  1015. #define ARIZONA_DSP4_SCRATCH_0 0x1440
  1016. #define ARIZONA_DSP4_SCRATCH_1 0x1441
  1017. #define ARIZONA_DSP4_SCRATCH_2 0x1442
  1018. #define ARIZONA_DSP4_SCRATCH_3 0x1443
  1019. /*
  1020. * Field Definitions.
  1021. */
  1022. /*
  1023. * R0 (0x00) - software reset
  1024. */
  1025. #define ARIZONA_SW_RST_DEV_ID1_MASK 0xFFFF /* SW_RST_DEV_ID1 - [15:0] */
  1026. #define ARIZONA_SW_RST_DEV_ID1_SHIFT 0 /* SW_RST_DEV_ID1 - [15:0] */
  1027. #define ARIZONA_SW_RST_DEV_ID1_WIDTH 16 /* SW_RST_DEV_ID1 - [15:0] */
  1028. /*
  1029. * R1 (0x01) - Device Revision
  1030. */
  1031. #define ARIZONA_DEVICE_REVISION_MASK 0x00FF /* DEVICE_REVISION - [7:0] */
  1032. #define ARIZONA_DEVICE_REVISION_SHIFT 0 /* DEVICE_REVISION - [7:0] */
  1033. #define ARIZONA_DEVICE_REVISION_WIDTH 8 /* DEVICE_REVISION - [7:0] */
  1034. /*
  1035. * R8 (0x08) - Ctrl IF SPI CFG 1
  1036. */
  1037. #define ARIZONA_SPI_CFG 0x0010 /* SPI_CFG */
  1038. #define ARIZONA_SPI_CFG_MASK 0x0010 /* SPI_CFG */
  1039. #define ARIZONA_SPI_CFG_SHIFT 4 /* SPI_CFG */
  1040. #define ARIZONA_SPI_CFG_WIDTH 1 /* SPI_CFG */
  1041. #define ARIZONA_SPI_4WIRE 0x0008 /* SPI_4WIRE */
  1042. #define ARIZONA_SPI_4WIRE_MASK 0x0008 /* SPI_4WIRE */
  1043. #define ARIZONA_SPI_4WIRE_SHIFT 3 /* SPI_4WIRE */
  1044. #define ARIZONA_SPI_4WIRE_WIDTH 1 /* SPI_4WIRE */
  1045. #define ARIZONA_SPI_AUTO_INC_MASK 0x0003 /* SPI_AUTO_INC - [1:0] */
  1046. #define ARIZONA_SPI_AUTO_INC_SHIFT 0 /* SPI_AUTO_INC - [1:0] */
  1047. #define ARIZONA_SPI_AUTO_INC_WIDTH 2 /* SPI_AUTO_INC - [1:0] */
  1048. /*
  1049. * R9 (0x09) - Ctrl IF I2C1 CFG 1
  1050. */
  1051. #define ARIZONA_I2C1_AUTO_INC_MASK 0x0003 /* I2C1_AUTO_INC - [1:0] */
  1052. #define ARIZONA_I2C1_AUTO_INC_SHIFT 0 /* I2C1_AUTO_INC - [1:0] */
  1053. #define ARIZONA_I2C1_AUTO_INC_WIDTH 2 /* I2C1_AUTO_INC - [1:0] */
  1054. /*
  1055. * R13 (0x0D) - Ctrl IF Status 1
  1056. */
  1057. #define ARIZONA_I2C1_BUSY 0x0020 /* I2C1_BUSY */
  1058. #define ARIZONA_I2C1_BUSY_MASK 0x0020 /* I2C1_BUSY */
  1059. #define ARIZONA_I2C1_BUSY_SHIFT 5 /* I2C1_BUSY */
  1060. #define ARIZONA_I2C1_BUSY_WIDTH 1 /* I2C1_BUSY */
  1061. #define ARIZONA_SPI_BUSY 0x0010 /* SPI_BUSY */
  1062. #define ARIZONA_SPI_BUSY_MASK 0x0010 /* SPI_BUSY */
  1063. #define ARIZONA_SPI_BUSY_SHIFT 4 /* SPI_BUSY */
  1064. #define ARIZONA_SPI_BUSY_WIDTH 1 /* SPI_BUSY */
  1065. /*
  1066. * R22 (0x16) - Write Sequencer Ctrl 0
  1067. */
  1068. #define ARIZONA_WSEQ_ABORT 0x0800 /* WSEQ_ABORT */
  1069. #define ARIZONA_WSEQ_ABORT_MASK 0x0800 /* WSEQ_ABORT */
  1070. #define ARIZONA_WSEQ_ABORT_SHIFT 11 /* WSEQ_ABORT */
  1071. #define ARIZONA_WSEQ_ABORT_WIDTH 1 /* WSEQ_ABORT */
  1072. #define ARIZONA_WSEQ_START 0x0400 /* WSEQ_START */
  1073. #define ARIZONA_WSEQ_START_MASK 0x0400 /* WSEQ_START */
  1074. #define ARIZONA_WSEQ_START_SHIFT 10 /* WSEQ_START */
  1075. #define ARIZONA_WSEQ_START_WIDTH 1 /* WSEQ_START */
  1076. #define ARIZONA_WSEQ_ENA 0x0200 /* WSEQ_ENA */
  1077. #define ARIZONA_WSEQ_ENA_MASK 0x0200 /* WSEQ_ENA */
  1078. #define ARIZONA_WSEQ_ENA_SHIFT 9 /* WSEQ_ENA */
  1079. #define ARIZONA_WSEQ_ENA_WIDTH 1 /* WSEQ_ENA */
  1080. #define ARIZONA_WSEQ_START_INDEX_MASK 0x01FF /* WSEQ_START_INDEX - [8:0] */
  1081. #define ARIZONA_WSEQ_START_INDEX_SHIFT 0 /* WSEQ_START_INDEX - [8:0] */
  1082. #define ARIZONA_WSEQ_START_INDEX_WIDTH 9 /* WSEQ_START_INDEX - [8:0] */
  1083. /*
  1084. * R23 (0x17) - Write Sequencer Ctrl 1
  1085. */
  1086. #define ARIZONA_WSEQ_BUSY 0x0200 /* WSEQ_BUSY */
  1087. #define ARIZONA_WSEQ_BUSY_MASK 0x0200 /* WSEQ_BUSY */
  1088. #define ARIZONA_WSEQ_BUSY_SHIFT 9 /* WSEQ_BUSY */
  1089. #define ARIZONA_WSEQ_BUSY_WIDTH 1 /* WSEQ_BUSY */
  1090. #define ARIZONA_WSEQ_CURRENT_INDEX_MASK 0x01FF /* WSEQ_CURRENT_INDEX - [8:0] */
  1091. #define ARIZONA_WSEQ_CURRENT_INDEX_SHIFT 0 /* WSEQ_CURRENT_INDEX - [8:0] */
  1092. #define ARIZONA_WSEQ_CURRENT_INDEX_WIDTH 9 /* WSEQ_CURRENT_INDEX - [8:0] */
  1093. /*
  1094. * R24 (0x18) - Write Sequencer Ctrl 2
  1095. */
  1096. #define ARIZONA_LOAD_DEFAULTS 0x0002 /* LOAD_DEFAULTS */
  1097. #define ARIZONA_LOAD_DEFAULTS_MASK 0x0002 /* LOAD_DEFAULTS */
  1098. #define ARIZONA_LOAD_DEFAULTS_SHIFT 1 /* LOAD_DEFAULTS */
  1099. #define ARIZONA_LOAD_DEFAULTS_WIDTH 1 /* LOAD_DEFAULTS */
  1100. #define ARIZONA_WSEQ_LOAD_MEM 0x0001 /* WSEQ_LOAD_MEM */
  1101. #define ARIZONA_WSEQ_LOAD_MEM_MASK 0x0001 /* WSEQ_LOAD_MEM */
  1102. #define ARIZONA_WSEQ_LOAD_MEM_SHIFT 0 /* WSEQ_LOAD_MEM */
  1103. #define ARIZONA_WSEQ_LOAD_MEM_WIDTH 1 /* WSEQ_LOAD_MEM */
  1104. /*
  1105. * R26 (0x1A) - Write Sequencer PROM
  1106. */
  1107. #define ARIZONA_WSEQ_OTP_WRITE 0x0001 /* WSEQ_OTP_WRITE */
  1108. #define ARIZONA_WSEQ_OTP_WRITE_MASK 0x0001 /* WSEQ_OTP_WRITE */
  1109. #define ARIZONA_WSEQ_OTP_WRITE_SHIFT 0 /* WSEQ_OTP_WRITE */
  1110. #define ARIZONA_WSEQ_OTP_WRITE_WIDTH 1 /* WSEQ_OTP_WRITE */
  1111. /*
  1112. * R32 (0x20) - Tone Generator 1
  1113. */
  1114. #define ARIZONA_TONE_RATE_MASK 0x7800 /* TONE_RATE - [14:11] */
  1115. #define ARIZONA_TONE_RATE_SHIFT 11 /* TONE_RATE - [14:11] */
  1116. #define ARIZONA_TONE_RATE_WIDTH 4 /* TONE_RATE - [14:11] */
  1117. #define ARIZONA_TONE_OFFSET_MASK 0x0300 /* TONE_OFFSET - [9:8] */
  1118. #define ARIZONA_TONE_OFFSET_SHIFT 8 /* TONE_OFFSET - [9:8] */
  1119. #define ARIZONA_TONE_OFFSET_WIDTH 2 /* TONE_OFFSET - [9:8] */
  1120. #define ARIZONA_TONE2_OVD 0x0020 /* TONE2_OVD */
  1121. #define ARIZONA_TONE2_OVD_MASK 0x0020 /* TONE2_OVD */
  1122. #define ARIZONA_TONE2_OVD_SHIFT 5 /* TONE2_OVD */
  1123. #define ARIZONA_TONE2_OVD_WIDTH 1 /* TONE2_OVD */
  1124. #define ARIZONA_TONE1_OVD 0x0010 /* TONE1_OVD */
  1125. #define ARIZONA_TONE1_OVD_MASK 0x0010 /* TONE1_OVD */
  1126. #define ARIZONA_TONE1_OVD_SHIFT 4 /* TONE1_OVD */
  1127. #define ARIZONA_TONE1_OVD_WIDTH 1 /* TONE1_OVD */
  1128. #define ARIZONA_TONE2_ENA 0x0002 /* TONE2_ENA */
  1129. #define ARIZONA_TONE2_ENA_MASK 0x0002 /* TONE2_ENA */
  1130. #define ARIZONA_TONE2_ENA_SHIFT 1 /* TONE2_ENA */
  1131. #define ARIZONA_TONE2_ENA_WIDTH 1 /* TONE2_ENA */
  1132. #define ARIZONA_TONE1_ENA 0x0001 /* TONE1_ENA */
  1133. #define ARIZONA_TONE1_ENA_MASK 0x0001 /* TONE1_ENA */
  1134. #define ARIZONA_TONE1_ENA_SHIFT 0 /* TONE1_ENA */
  1135. #define ARIZONA_TONE1_ENA_WIDTH 1 /* TONE1_ENA */
  1136. /*
  1137. * R33 (0x21) - Tone Generator 2
  1138. */
  1139. #define ARIZONA_TONE1_LVL_0_MASK 0xFFFF /* TONE1_LVL - [15:0] */
  1140. #define ARIZONA_TONE1_LVL_0_SHIFT 0 /* TONE1_LVL - [15:0] */
  1141. #define ARIZONA_TONE1_LVL_0_WIDTH 16 /* TONE1_LVL - [15:0] */
  1142. /*
  1143. * R34 (0x22) - Tone Generator 3
  1144. */
  1145. #define ARIZONA_TONE1_LVL_MASK 0x00FF /* TONE1_LVL - [7:0] */
  1146. #define ARIZONA_TONE1_LVL_SHIFT 0 /* TONE1_LVL - [7:0] */
  1147. #define ARIZONA_TONE1_LVL_WIDTH 8 /* TONE1_LVL - [7:0] */
  1148. /*
  1149. * R35 (0x23) - Tone Generator 4
  1150. */
  1151. #define ARIZONA_TONE2_LVL_0_MASK 0xFFFF /* TONE2_LVL - [15:0] */
  1152. #define ARIZONA_TONE2_LVL_0_SHIFT 0 /* TONE2_LVL - [15:0] */
  1153. #define ARIZONA_TONE2_LVL_0_WIDTH 16 /* TONE2_LVL - [15:0] */
  1154. /*
  1155. * R36 (0x24) - Tone Generator 5
  1156. */
  1157. #define ARIZONA_TONE2_LVL_MASK 0x00FF /* TONE2_LVL - [7:0] */
  1158. #define ARIZONA_TONE2_LVL_SHIFT 0 /* TONE2_LVL - [7:0] */
  1159. #define ARIZONA_TONE2_LVL_WIDTH 8 /* TONE2_LVL - [7:0] */
  1160. /*
  1161. * R48 (0x30) - PWM Drive 1
  1162. */
  1163. #define ARIZONA_PWM_RATE_MASK 0x7800 /* PWM_RATE - [14:11] */
  1164. #define ARIZONA_PWM_RATE_SHIFT 11 /* PWM_RATE - [14:11] */
  1165. #define ARIZONA_PWM_RATE_WIDTH 4 /* PWM_RATE - [14:11] */
  1166. #define ARIZONA_PWM_CLK_SEL_MASK 0x0700 /* PWM_CLK_SEL - [10:8] */
  1167. #define ARIZONA_PWM_CLK_SEL_SHIFT 8 /* PWM_CLK_SEL - [10:8] */
  1168. #define ARIZONA_PWM_CLK_SEL_WIDTH 3 /* PWM_CLK_SEL - [10:8] */
  1169. #define ARIZONA_PWM2_OVD 0x0020 /* PWM2_OVD */
  1170. #define ARIZONA_PWM2_OVD_MASK 0x0020 /* PWM2_OVD */
  1171. #define ARIZONA_PWM2_OVD_SHIFT 5 /* PWM2_OVD */
  1172. #define ARIZONA_PWM2_OVD_WIDTH 1 /* PWM2_OVD */
  1173. #define ARIZONA_PWM1_OVD 0x0010 /* PWM1_OVD */
  1174. #define ARIZONA_PWM1_OVD_MASK 0x0010 /* PWM1_OVD */
  1175. #define ARIZONA_PWM1_OVD_SHIFT 4 /* PWM1_OVD */
  1176. #define ARIZONA_PWM1_OVD_WIDTH 1 /* PWM1_OVD */
  1177. #define ARIZONA_PWM2_ENA 0x0002 /* PWM2_ENA */
  1178. #define ARIZONA_PWM2_ENA_MASK 0x0002 /* PWM2_ENA */
  1179. #define ARIZONA_PWM2_ENA_SHIFT 1 /* PWM2_ENA */
  1180. #define ARIZONA_PWM2_ENA_WIDTH 1 /* PWM2_ENA */
  1181. #define ARIZONA_PWM1_ENA 0x0001 /* PWM1_ENA */
  1182. #define ARIZONA_PWM1_ENA_MASK 0x0001 /* PWM1_ENA */
  1183. #define ARIZONA_PWM1_ENA_SHIFT 0 /* PWM1_ENA */
  1184. #define ARIZONA_PWM1_ENA_WIDTH 1 /* PWM1_ENA */
  1185. /*
  1186. * R49 (0x31) - PWM Drive 2
  1187. */
  1188. #define ARIZONA_PWM1_LVL_MASK 0x03FF /* PWM1_LVL - [9:0] */
  1189. #define ARIZONA_PWM1_LVL_SHIFT 0 /* PWM1_LVL - [9:0] */
  1190. #define ARIZONA_PWM1_LVL_WIDTH 10 /* PWM1_LVL - [9:0] */
  1191. /*
  1192. * R50 (0x32) - PWM Drive 3
  1193. */
  1194. #define ARIZONA_PWM2_LVL_MASK 0x03FF /* PWM2_LVL - [9:0] */
  1195. #define ARIZONA_PWM2_LVL_SHIFT 0 /* PWM2_LVL - [9:0] */
  1196. #define ARIZONA_PWM2_LVL_WIDTH 10 /* PWM2_LVL - [9:0] */
  1197. /*
  1198. * R64 (0x40) - Wake control
  1199. */
  1200. #define ARIZONA_WKUP_MICD_CLAMP_FALL 0x0080 /* WKUP_MICD_CLAMP_FALL */
  1201. #define ARIZONA_WKUP_MICD_CLAMP_FALL_MASK 0x0080 /* WKUP_MICD_CLAMP_FALL */
  1202. #define ARIZONA_WKUP_MICD_CLAMP_FALL_SHIFT 7 /* WKUP_MICD_CLAMP_FALL */
  1203. #define ARIZONA_WKUP_MICD_CLAMP_FALL_WIDTH 1 /* WKUP_MICD_CLAMP_FALL */
  1204. #define ARIZONA_WKUP_MICD_CLAMP_RISE 0x0040 /* WKUP_MICD_CLAMP_RISE */
  1205. #define ARIZONA_WKUP_MICD_CLAMP_RISE_MASK 0x0040 /* WKUP_MICD_CLAMP_RISE */
  1206. #define ARIZONA_WKUP_MICD_CLAMP_RISE_SHIFT 6 /* WKUP_MICD_CLAMP_RISE */
  1207. #define ARIZONA_WKUP_MICD_CLAMP_RISE_WIDTH 1 /* WKUP_MICD_CLAMP_RISE */
  1208. #define ARIZONA_WKUP_GP5_FALL 0x0020 /* WKUP_GP5_FALL */
  1209. #define ARIZONA_WKUP_GP5_FALL_MASK 0x0020 /* WKUP_GP5_FALL */
  1210. #define ARIZONA_WKUP_GP5_FALL_SHIFT 5 /* WKUP_GP5_FALL */
  1211. #define ARIZONA_WKUP_GP5_FALL_WIDTH 1 /* WKUP_GP5_FALL */
  1212. #define ARIZONA_WKUP_GP5_RISE 0x0010 /* WKUP_GP5_RISE */
  1213. #define ARIZONA_WKUP_GP5_RISE_MASK 0x0010 /* WKUP_GP5_RISE */
  1214. #define ARIZONA_WKUP_GP5_RISE_SHIFT 4 /* WKUP_GP5_RISE */
  1215. #define ARIZONA_WKUP_GP5_RISE_WIDTH 1 /* WKUP_GP5_RISE */
  1216. #define ARIZONA_WKUP_JD1_FALL 0x0008 /* WKUP_JD1_FALL */
  1217. #define ARIZONA_WKUP_JD1_FALL_MASK 0x0008 /* WKUP_JD1_FALL */
  1218. #define ARIZONA_WKUP_JD1_FALL_SHIFT 3 /* WKUP_JD1_FALL */
  1219. #define ARIZONA_WKUP_JD1_FALL_WIDTH 1 /* WKUP_JD1_FALL */
  1220. #define ARIZONA_WKUP_JD1_RISE 0x0004 /* WKUP_JD1_RISE */
  1221. #define ARIZONA_WKUP_JD1_RISE_MASK 0x0004 /* WKUP_JD1_RISE */
  1222. #define ARIZONA_WKUP_JD1_RISE_SHIFT 2 /* WKUP_JD1_RISE */
  1223. #define ARIZONA_WKUP_JD1_RISE_WIDTH 1 /* WKUP_JD1_RISE */
  1224. #define ARIZONA_WKUP_JD2_FALL 0x0002 /* WKUP_JD2_FALL */
  1225. #define ARIZONA_WKUP_JD2_FALL_MASK 0x0002 /* WKUP_JD2_FALL */
  1226. #define ARIZONA_WKUP_JD2_FALL_SHIFT 1 /* WKUP_JD2_FALL */
  1227. #define ARIZONA_WKUP_JD2_FALL_WIDTH 1 /* WKUP_JD2_FALL */
  1228. #define ARIZONA_WKUP_JD2_RISE 0x0001 /* WKUP_JD2_RISE */
  1229. #define ARIZONA_WKUP_JD2_RISE_MASK 0x0001 /* WKUP_JD2_RISE */
  1230. #define ARIZONA_WKUP_JD2_RISE_SHIFT 0 /* WKUP_JD2_RISE */
  1231. #define ARIZONA_WKUP_JD2_RISE_WIDTH 1 /* WKUP_JD2_RISE */
  1232. /*
  1233. * R65 (0x41) - Sequence control
  1234. */
  1235. #define ARIZONA_WSEQ_ENA_GP5_FALL 0x0020 /* WSEQ_ENA_GP5_FALL */
  1236. #define ARIZONA_WSEQ_ENA_GP5_FALL_MASK 0x0020 /* WSEQ_ENA_GP5_FALL */
  1237. #define ARIZONA_WSEQ_ENA_GP5_FALL_SHIFT 5 /* WSEQ_ENA_GP5_FALL */
  1238. #define ARIZONA_WSEQ_ENA_GP5_FALL_WIDTH 1 /* WSEQ_ENA_GP5_FALL */
  1239. #define ARIZONA_WSEQ_ENA_GP5_RISE 0x0010 /* WSEQ_ENA_GP5_RISE */
  1240. #define ARIZONA_WSEQ_ENA_GP5_RISE_MASK 0x0010 /* WSEQ_ENA_GP5_RISE */
  1241. #define ARIZONA_WSEQ_ENA_GP5_RISE_SHIFT 4 /* WSEQ_ENA_GP5_RISE */
  1242. #define ARIZONA_WSEQ_ENA_GP5_RISE_WIDTH 1 /* WSEQ_ENA_GP5_RISE */
  1243. #define ARIZONA_WSEQ_ENA_JD1_FALL 0x0008 /* WSEQ_ENA_JD1_FALL */
  1244. #define ARIZONA_WSEQ_ENA_JD1_FALL_MASK 0x0008 /* WSEQ_ENA_JD1_FALL */
  1245. #define ARIZONA_WSEQ_ENA_JD1_FALL_SHIFT 3 /* WSEQ_ENA_JD1_FALL */
  1246. #define ARIZONA_WSEQ_ENA_JD1_FALL_WIDTH 1 /* WSEQ_ENA_JD1_FALL */
  1247. #define ARIZONA_WSEQ_ENA_JD1_RISE 0x0004 /* WSEQ_ENA_JD1_RISE */
  1248. #define ARIZONA_WSEQ_ENA_JD1_RISE_MASK 0x0004 /* WSEQ_ENA_JD1_RISE */
  1249. #define ARIZONA_WSEQ_ENA_JD1_RISE_SHIFT 2 /* WSEQ_ENA_JD1_RISE */
  1250. #define ARIZONA_WSEQ_ENA_JD1_RISE_WIDTH 1 /* WSEQ_ENA_JD1_RISE */
  1251. #define ARIZONA_WSEQ_ENA_JD2_FALL 0x0002 /* WSEQ_ENA_JD2_FALL */
  1252. #define ARIZONA_WSEQ_ENA_JD2_FALL_MASK 0x0002 /* WSEQ_ENA_JD2_FALL */
  1253. #define ARIZONA_WSEQ_ENA_JD2_FALL_SHIFT 1 /* WSEQ_ENA_JD2_FALL */
  1254. #define ARIZONA_WSEQ_ENA_JD2_FALL_WIDTH 1 /* WSEQ_ENA_JD2_FALL */
  1255. #define ARIZONA_WSEQ_ENA_JD2_RISE 0x0001 /* WSEQ_ENA_JD2_RISE */
  1256. #define ARIZONA_WSEQ_ENA_JD2_RISE_MASK 0x0001 /* WSEQ_ENA_JD2_RISE */
  1257. #define ARIZONA_WSEQ_ENA_JD2_RISE_SHIFT 0 /* WSEQ_ENA_JD2_RISE */
  1258. #define ARIZONA_WSEQ_ENA_JD2_RISE_WIDTH 1 /* WSEQ_ENA_JD2_RISE */
  1259. /*
  1260. * R97 (0x61) - Sample Rate Sequence Select 1
  1261. */
  1262. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
  1263. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
  1264. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
  1265. /*
  1266. * R98 (0x62) - Sample Rate Sequence Select 2
  1267. */
  1268. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
  1269. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
  1270. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
  1271. /*
  1272. * R99 (0x63) - Sample Rate Sequence Select 3
  1273. */
  1274. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
  1275. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
  1276. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
  1277. /*
  1278. * R100 (0x64) - Sample Rate Sequence Select 4
  1279. */
  1280. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
  1281. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
  1282. #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
  1283. /*
  1284. * R104 (0x68) - Always On Triggers Sequence Select 1
  1285. */
  1286. #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
  1287. #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
  1288. #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
  1289. /*
  1290. * R105 (0x69) - Always On Triggers Sequence Select 2
  1291. */
  1292. #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
  1293. #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
  1294. #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
  1295. /*
  1296. * R106 (0x6A) - Always On Triggers Sequence Select 3
  1297. */
  1298. #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
  1299. #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
  1300. #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
  1301. /*
  1302. * R107 (0x6B) - Always On Triggers Sequence Select 4
  1303. */
  1304. #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
  1305. #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
  1306. #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
  1307. /*
  1308. * R108 (0x6C) - Always On Triggers Sequence Select 5
  1309. */
  1310. #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
  1311. #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
  1312. #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
  1313. /*
  1314. * R109 (0x6D) - Always On Triggers Sequence Select 6
  1315. */
  1316. #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
  1317. #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
  1318. #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
  1319. /*
  1320. * R112 (0x70) - Comfort Noise Generator
  1321. */
  1322. #define ARIZONA_NOISE_GEN_RATE_MASK 0x7800 /* NOISE_GEN_RATE - [14:11] */
  1323. #define ARIZONA_NOISE_GEN_RATE_SHIFT 11 /* NOISE_GEN_RATE - [14:11] */
  1324. #define ARIZONA_NOISE_GEN_RATE_WIDTH 4 /* NOISE_GEN_RATE - [14:11] */
  1325. #define ARIZONA_NOISE_GEN_ENA 0x0020 /* NOISE_GEN_ENA */
  1326. #define ARIZONA_NOISE_GEN_ENA_MASK 0x0020 /* NOISE_GEN_ENA */
  1327. #define ARIZONA_NOISE_GEN_ENA_SHIFT 5 /* NOISE_GEN_ENA */
  1328. #define ARIZONA_NOISE_GEN_ENA_WIDTH 1 /* NOISE_GEN_ENA */
  1329. #define ARIZONA_NOISE_GEN_GAIN_MASK 0x001F /* NOISE_GEN_GAIN - [4:0] */
  1330. #define ARIZONA_NOISE_GEN_GAIN_SHIFT 0 /* NOISE_GEN_GAIN - [4:0] */
  1331. #define ARIZONA_NOISE_GEN_GAIN_WIDTH 5 /* NOISE_GEN_GAIN - [4:0] */
  1332. /*
  1333. * R144 (0x90) - Haptics Control 1
  1334. */
  1335. #define ARIZONA_HAP_RATE_MASK 0x7800 /* HAP_RATE - [14:11] */
  1336. #define ARIZONA_HAP_RATE_SHIFT 11 /* HAP_RATE - [14:11] */
  1337. #define ARIZONA_HAP_RATE_WIDTH 4 /* HAP_RATE - [14:11] */
  1338. #define ARIZONA_ONESHOT_TRIG 0x0010 /* ONESHOT_TRIG */
  1339. #define ARIZONA_ONESHOT_TRIG_MASK 0x0010 /* ONESHOT_TRIG */
  1340. #define ARIZONA_ONESHOT_TRIG_SHIFT 4 /* ONESHOT_TRIG */
  1341. #define ARIZONA_ONESHOT_TRIG_WIDTH 1 /* ONESHOT_TRIG */
  1342. #define ARIZONA_HAP_CTRL_MASK 0x000C /* HAP_CTRL - [3:2] */
  1343. #define ARIZONA_HAP_CTRL_SHIFT 2 /* HAP_CTRL - [3:2] */
  1344. #define ARIZONA_HAP_CTRL_WIDTH 2 /* HAP_CTRL - [3:2] */
  1345. #define ARIZONA_HAP_ACT 0x0002 /* HAP_ACT */
  1346. #define ARIZONA_HAP_ACT_MASK 0x0002 /* HAP_ACT */
  1347. #define ARIZONA_HAP_ACT_SHIFT 1 /* HAP_ACT */
  1348. #define ARIZONA_HAP_ACT_WIDTH 1 /* HAP_ACT */
  1349. /*
  1350. * R145 (0x91) - Haptics Control 2
  1351. */
  1352. #define ARIZONA_LRA_FREQ_MASK 0x7FFF /* LRA_FREQ - [14:0] */
  1353. #define ARIZONA_LRA_FREQ_SHIFT 0 /* LRA_FREQ - [14:0] */
  1354. #define ARIZONA_LRA_FREQ_WIDTH 15 /* LRA_FREQ - [14:0] */
  1355. /*
  1356. * R146 (0x92) - Haptics phase 1 intensity
  1357. */
  1358. #define ARIZONA_PHASE1_INTENSITY_MASK 0x00FF /* PHASE1_INTENSITY - [7:0] */
  1359. #define ARIZONA_PHASE1_INTENSITY_SHIFT 0 /* PHASE1_INTENSITY - [7:0] */
  1360. #define ARIZONA_PHASE1_INTENSITY_WIDTH 8 /* PHASE1_INTENSITY - [7:0] */
  1361. /*
  1362. * R147 (0x93) - Haptics phase 1 duration
  1363. */
  1364. #define ARIZONA_PHASE1_DURATION_MASK 0x01FF /* PHASE1_DURATION - [8:0] */
  1365. #define ARIZONA_PHASE1_DURATION_SHIFT 0 /* PHASE1_DURATION - [8:0] */
  1366. #define ARIZONA_PHASE1_DURATION_WIDTH 9 /* PHASE1_DURATION - [8:0] */
  1367. /*
  1368. * R148 (0x94) - Haptics phase 2 intensity
  1369. */
  1370. #define ARIZONA_PHASE2_INTENSITY_MASK 0x00FF /* PHASE2_INTENSITY - [7:0] */
  1371. #define ARIZONA_PHASE2_INTENSITY_SHIFT 0 /* PHASE2_INTENSITY - [7:0] */
  1372. #define ARIZONA_PHASE2_INTENSITY_WIDTH 8 /* PHASE2_INTENSITY - [7:0] */
  1373. /*
  1374. * R149 (0x95) - Haptics phase 2 duration
  1375. */
  1376. #define ARIZONA_PHASE2_DURATION_MASK 0x07FF /* PHASE2_DURATION - [10:0] */
  1377. #define ARIZONA_PHASE2_DURATION_SHIFT 0 /* PHASE2_DURATION - [10:0] */
  1378. #define ARIZONA_PHASE2_DURATION_WIDTH 11 /* PHASE2_DURATION - [10:0] */
  1379. /*
  1380. * R150 (0x96) - Haptics phase 3 intensity
  1381. */
  1382. #define ARIZONA_PHASE3_INTENSITY_MASK 0x00FF /* PHASE3_INTENSITY - [7:0] */
  1383. #define ARIZONA_PHASE3_INTENSITY_SHIFT 0 /* PHASE3_INTENSITY - [7:0] */
  1384. #define ARIZONA_PHASE3_INTENSITY_WIDTH 8 /* PHASE3_INTENSITY - [7:0] */
  1385. /*
  1386. * R151 (0x97) - Haptics phase 3 duration
  1387. */
  1388. #define ARIZONA_PHASE3_DURATION_MASK 0x01FF /* PHASE3_DURATION - [8:0] */
  1389. #define ARIZONA_PHASE3_DURATION_SHIFT 0 /* PHASE3_DURATION - [8:0] */
  1390. #define ARIZONA_PHASE3_DURATION_WIDTH 9 /* PHASE3_DURATION - [8:0] */
  1391. /*
  1392. * R152 (0x98) - Haptics Status
  1393. */
  1394. #define ARIZONA_ONESHOT_STS 0x0001 /* ONESHOT_STS */
  1395. #define ARIZONA_ONESHOT_STS_MASK 0x0001 /* ONESHOT_STS */
  1396. #define ARIZONA_ONESHOT_STS_SHIFT 0 /* ONESHOT_STS */
  1397. #define ARIZONA_ONESHOT_STS_WIDTH 1 /* ONESHOT_STS */
  1398. /*
  1399. * R256 (0x100) - Clock 32k 1
  1400. */
  1401. #define ARIZONA_CLK_32K_ENA 0x0040 /* CLK_32K_ENA */
  1402. #define ARIZONA_CLK_32K_ENA_MASK 0x0040 /* CLK_32K_ENA */
  1403. #define ARIZONA_CLK_32K_ENA_SHIFT 6 /* CLK_32K_ENA */
  1404. #define ARIZONA_CLK_32K_ENA_WIDTH 1 /* CLK_32K_ENA */
  1405. #define ARIZONA_CLK_32K_SRC_MASK 0x0003 /* CLK_32K_SRC - [1:0] */
  1406. #define ARIZONA_CLK_32K_SRC_SHIFT 0 /* CLK_32K_SRC - [1:0] */
  1407. #define ARIZONA_CLK_32K_SRC_WIDTH 2 /* CLK_32K_SRC - [1:0] */
  1408. /*
  1409. * R257 (0x101) - System Clock 1
  1410. */
  1411. #define ARIZONA_SYSCLK_FRAC 0x8000 /* SYSCLK_FRAC */
  1412. #define ARIZONA_SYSCLK_FRAC_MASK 0x8000 /* SYSCLK_FRAC */
  1413. #define ARIZONA_SYSCLK_FRAC_SHIFT 15 /* SYSCLK_FRAC */
  1414. #define ARIZONA_SYSCLK_FRAC_WIDTH 1 /* SYSCLK_FRAC */
  1415. #define ARIZONA_SYSCLK_FREQ_MASK 0x0700 /* SYSCLK_FREQ - [10:8] */
  1416. #define ARIZONA_SYSCLK_FREQ_SHIFT 8 /* SYSCLK_FREQ - [10:8] */
  1417. #define ARIZONA_SYSCLK_FREQ_WIDTH 3 /* SYSCLK_FREQ - [10:8] */
  1418. #define ARIZONA_SYSCLK_ENA 0x0040 /* SYSCLK_ENA */
  1419. #define ARIZONA_SYSCLK_ENA_MASK 0x0040 /* SYSCLK_ENA */
  1420. #define ARIZONA_SYSCLK_ENA_SHIFT 6 /* SYSCLK_ENA */
  1421. #define ARIZONA_SYSCLK_ENA_WIDTH 1 /* SYSCLK_ENA */
  1422. #define ARIZONA_SYSCLK_SRC_MASK 0x000F /* SYSCLK_SRC - [3:0] */
  1423. #define ARIZONA_SYSCLK_SRC_SHIFT 0 /* SYSCLK_SRC - [3:0] */
  1424. #define ARIZONA_SYSCLK_SRC_WIDTH 4 /* SYSCLK_SRC - [3:0] */
  1425. /*
  1426. * R258 (0x102) - Sample rate 1
  1427. */
  1428. #define ARIZONA_SAMPLE_RATE_1_MASK 0x001F /* SAMPLE_RATE_1 - [4:0] */
  1429. #define ARIZONA_SAMPLE_RATE_1_SHIFT 0 /* SAMPLE_RATE_1 - [4:0] */
  1430. #define ARIZONA_SAMPLE_RATE_1_WIDTH 5 /* SAMPLE_RATE_1 - [4:0] */
  1431. /*
  1432. * R259 (0x103) - Sample rate 2
  1433. */
  1434. #define ARIZONA_SAMPLE_RATE_2_MASK 0x001F /* SAMPLE_RATE_2 - [4:0] */
  1435. #define ARIZONA_SAMPLE_RATE_2_SHIFT 0 /* SAMPLE_RATE_2 - [4:0] */
  1436. #define ARIZONA_SAMPLE_RATE_2_WIDTH 5 /* SAMPLE_RATE_2 - [4:0] */
  1437. /*
  1438. * R260 (0x104) - Sample rate 3
  1439. */
  1440. #define ARIZONA_SAMPLE_RATE_3_MASK 0x001F /* SAMPLE_RATE_3 - [4:0] */
  1441. #define ARIZONA_SAMPLE_RATE_3_SHIFT 0 /* SAMPLE_RATE_3 - [4:0] */
  1442. #define ARIZONA_SAMPLE_RATE_3_WIDTH 5 /* SAMPLE_RATE_3 - [4:0] */
  1443. /*
  1444. * R266 (0x10A) - Sample rate 1 status
  1445. */
  1446. #define ARIZONA_SAMPLE_RATE_1_STS_MASK 0x001F /* SAMPLE_RATE_1_STS - [4:0] */
  1447. #define ARIZONA_SAMPLE_RATE_1_STS_SHIFT 0 /* SAMPLE_RATE_1_STS - [4:0] */
  1448. #define ARIZONA_SAMPLE_RATE_1_STS_WIDTH 5 /* SAMPLE_RATE_1_STS - [4:0] */
  1449. /*
  1450. * R267 (0x10B) - Sample rate 2 status
  1451. */
  1452. #define ARIZONA_SAMPLE_RATE_2_STS_MASK 0x001F /* SAMPLE_RATE_2_STS - [4:0] */
  1453. #define ARIZONA_SAMPLE_RATE_2_STS_SHIFT 0 /* SAMPLE_RATE_2_STS - [4:0] */
  1454. #define ARIZONA_SAMPLE_RATE_2_STS_WIDTH 5 /* SAMPLE_RATE_2_STS - [4:0] */
  1455. /*
  1456. * R268 (0x10C) - Sample rate 3 status
  1457. */
  1458. #define ARIZONA_SAMPLE_RATE_3_STS_MASK 0x001F /* SAMPLE_RATE_3_STS - [4:0] */
  1459. #define ARIZONA_SAMPLE_RATE_3_STS_SHIFT 0 /* SAMPLE_RATE_3_STS - [4:0] */
  1460. #define ARIZONA_SAMPLE_RATE_3_STS_WIDTH 5 /* SAMPLE_RATE_3_STS - [4:0] */
  1461. /*
  1462. * R274 (0x112) - Async clock 1
  1463. */
  1464. #define ARIZONA_ASYNC_CLK_FREQ_MASK 0x0700 /* ASYNC_CLK_FREQ - [10:8] */
  1465. #define ARIZONA_ASYNC_CLK_FREQ_SHIFT 8 /* ASYNC_CLK_FREQ - [10:8] */
  1466. #define ARIZONA_ASYNC_CLK_FREQ_WIDTH 3 /* ASYNC_CLK_FREQ - [10:8] */
  1467. #define ARIZONA_ASYNC_CLK_ENA 0x0040 /* ASYNC_CLK_ENA */
  1468. #define ARIZONA_ASYNC_CLK_ENA_MASK 0x0040 /* ASYNC_CLK_ENA */
  1469. #define ARIZONA_ASYNC_CLK_ENA_SHIFT 6 /* ASYNC_CLK_ENA */
  1470. #define ARIZONA_ASYNC_CLK_ENA_WIDTH 1 /* ASYNC_CLK_ENA */
  1471. #define ARIZONA_ASYNC_CLK_SRC_MASK 0x000F /* ASYNC_CLK_SRC - [3:0] */
  1472. #define ARIZONA_ASYNC_CLK_SRC_SHIFT 0 /* ASYNC_CLK_SRC - [3:0] */
  1473. #define ARIZONA_ASYNC_CLK_SRC_WIDTH 4 /* ASYNC_CLK_SRC - [3:0] */
  1474. /*
  1475. * R275 (0x113) - Async sample rate 1
  1476. */
  1477. #define ARIZONA_ASYNC_SAMPLE_RATE_MASK 0x001F /* ASYNC_SAMPLE_RATE - [4:0] */
  1478. #define ARIZONA_ASYNC_SAMPLE_RATE_SHIFT 0 /* ASYNC_SAMPLE_RATE - [4:0] */
  1479. #define ARIZONA_ASYNC_SAMPLE_RATE_WIDTH 5 /* ASYNC_SAMPLE_RATE - [4:0] */
  1480. /*
  1481. * R283 (0x11B) - Async sample rate 1 status
  1482. */
  1483. #define ARIZONA_ASYNC_SAMPLE_RATE_STS_MASK 0x001F /* ASYNC_SAMPLE_RATE_STS - [4:0] */
  1484. #define ARIZONA_ASYNC_SAMPLE_RATE_STS_SHIFT 0 /* ASYNC_SAMPLE_RATE_STS - [4:0] */
  1485. #define ARIZONA_ASYNC_SAMPLE_RATE_STS_WIDTH 5 /* ASYNC_SAMPLE_RATE_STS - [4:0] */
  1486. /*
  1487. * R329 (0x149) - Output system clock
  1488. */
  1489. #define ARIZONA_OPCLK_ENA 0x8000 /* OPCLK_ENA */
  1490. #define ARIZONA_OPCLK_ENA_MASK 0x8000 /* OPCLK_ENA */
  1491. #define ARIZONA_OPCLK_ENA_SHIFT 15 /* OPCLK_ENA */
  1492. #define ARIZONA_OPCLK_ENA_WIDTH 1 /* OPCLK_ENA */
  1493. #define ARIZONA_OPCLK_DIV_MASK 0x00F8 /* OPCLK_DIV - [7:3] */
  1494. #define ARIZONA_OPCLK_DIV_SHIFT 3 /* OPCLK_DIV - [7:3] */
  1495. #define ARIZONA_OPCLK_DIV_WIDTH 5 /* OPCLK_DIV - [7:3] */
  1496. #define ARIZONA_OPCLK_SEL_MASK 0x0007 /* OPCLK_SEL - [2:0] */
  1497. #define ARIZONA_OPCLK_SEL_SHIFT 0 /* OPCLK_SEL - [2:0] */
  1498. #define ARIZONA_OPCLK_SEL_WIDTH 3 /* OPCLK_SEL - [2:0] */
  1499. /*
  1500. * R330 (0x14A) - Output async clock
  1501. */
  1502. #define ARIZONA_OPCLK_ASYNC_ENA 0x8000 /* OPCLK_ASYNC_ENA */
  1503. #define ARIZONA_OPCLK_ASYNC_ENA_MASK 0x8000 /* OPCLK_ASYNC_ENA */
  1504. #define ARIZONA_OPCLK_ASYNC_ENA_SHIFT 15 /* OPCLK_ASYNC_ENA */
  1505. #define ARIZONA_OPCLK_ASYNC_ENA_WIDTH 1 /* OPCLK_ASYNC_ENA */
  1506. #define ARIZONA_OPCLK_ASYNC_DIV_MASK 0x00F8 /* OPCLK_ASYNC_DIV - [7:3] */
  1507. #define ARIZONA_OPCLK_ASYNC_DIV_SHIFT 3 /* OPCLK_ASYNC_DIV - [7:3] */
  1508. #define ARIZONA_OPCLK_ASYNC_DIV_WIDTH 5 /* OPCLK_ASYNC_DIV - [7:3] */
  1509. #define ARIZONA_OPCLK_ASYNC_SEL_MASK 0x0007 /* OPCLK_ASYNC_SEL - [2:0] */
  1510. #define ARIZONA_OPCLK_ASYNC_SEL_SHIFT 0 /* OPCLK_ASYNC_SEL - [2:0] */
  1511. #define ARIZONA_OPCLK_ASYNC_SEL_WIDTH 3 /* OPCLK_ASYNC_SEL - [2:0] */
  1512. /*
  1513. * R338 (0x152) - Rate Estimator 1
  1514. */
  1515. #define ARIZONA_TRIG_ON_STARTUP 0x0010 /* TRIG_ON_STARTUP */
  1516. #define ARIZONA_TRIG_ON_STARTUP_MASK 0x0010 /* TRIG_ON_STARTUP */
  1517. #define ARIZONA_TRIG_ON_STARTUP_SHIFT 4 /* TRIG_ON_STARTUP */
  1518. #define ARIZONA_TRIG_ON_STARTUP_WIDTH 1 /* TRIG_ON_STARTUP */
  1519. #define ARIZONA_LRCLK_SRC_MASK 0x000E /* LRCLK_SRC - [3:1] */
  1520. #define ARIZONA_LRCLK_SRC_SHIFT 1 /* LRCLK_SRC - [3:1] */
  1521. #define ARIZONA_LRCLK_SRC_WIDTH 3 /* LRCLK_SRC - [3:1] */
  1522. #define ARIZONA_RATE_EST_ENA 0x0001 /* RATE_EST_ENA */
  1523. #define ARIZONA_RATE_EST_ENA_MASK 0x0001 /* RATE_EST_ENA */
  1524. #define ARIZONA_RATE_EST_ENA_SHIFT 0 /* RATE_EST_ENA */
  1525. #define ARIZONA_RATE_EST_ENA_WIDTH 1 /* RATE_EST_ENA */
  1526. /*
  1527. * R339 (0x153) - Rate Estimator 2
  1528. */
  1529. #define ARIZONA_SAMPLE_RATE_DETECT_A_MASK 0x001F /* SAMPLE_RATE_DETECT_A - [4:0] */
  1530. #define ARIZONA_SAMPLE_RATE_DETECT_A_SHIFT 0 /* SAMPLE_RATE_DETECT_A - [4:0] */
  1531. #define ARIZONA_SAMPLE_RATE_DETECT_A_WIDTH 5 /* SAMPLE_RATE_DETECT_A - [4:0] */
  1532. /*
  1533. * R340 (0x154) - Rate Estimator 3
  1534. */
  1535. #define ARIZONA_SAMPLE_RATE_DETECT_B_MASK 0x001F /* SAMPLE_RATE_DETECT_B - [4:0] */
  1536. #define ARIZONA_SAMPLE_RATE_DETECT_B_SHIFT 0 /* SAMPLE_RATE_DETECT_B - [4:0] */
  1537. #define ARIZONA_SAMPLE_RATE_DETECT_B_WIDTH 5 /* SAMPLE_RATE_DETECT_B - [4:0] */
  1538. /*
  1539. * R341 (0x155) - Rate Estimator 4
  1540. */
  1541. #define ARIZONA_SAMPLE_RATE_DETECT_C_MASK 0x001F /* SAMPLE_RATE_DETECT_C - [4:0] */
  1542. #define ARIZONA_SAMPLE_RATE_DETECT_C_SHIFT 0 /* SAMPLE_RATE_DETECT_C - [4:0] */
  1543. #define ARIZONA_SAMPLE_RATE_DETECT_C_WIDTH 5 /* SAMPLE_RATE_DETECT_C - [4:0] */
  1544. /*
  1545. * R342 (0x156) - Rate Estimator 5
  1546. */
  1547. #define ARIZONA_SAMPLE_RATE_DETECT_D_MASK 0x001F /* SAMPLE_RATE_DETECT_D - [4:0] */
  1548. #define ARIZONA_SAMPLE_RATE_DETECT_D_SHIFT 0 /* SAMPLE_RATE_DETECT_D - [4:0] */
  1549. #define ARIZONA_SAMPLE_RATE_DETECT_D_WIDTH 5 /* SAMPLE_RATE_DETECT_D - [4:0] */
  1550. /*
  1551. * R353 (0x161) - Dynamic Frequency Scaling 1
  1552. */
  1553. #define ARIZONA_SUBSYS_MAX_FREQ 0x0001 /* SUBSYS_MAX_FREQ */
  1554. #define ARIZONA_SUBSYS_MAX_FREQ_SHIFT 0 /* SUBSYS_MAX_FREQ */
  1555. #define ARIZONA_SUBSYS_MAX_FREQ_WIDTH 1 /* SUBSYS_MAX_FREQ */
  1556. /*
  1557. * R369 (0x171) - FLL1 Control 1
  1558. */
  1559. #define ARIZONA_FLL1_FREERUN 0x0002 /* FLL1_FREERUN */
  1560. #define ARIZONA_FLL1_FREERUN_MASK 0x0002 /* FLL1_FREERUN */
  1561. #define ARIZONA_FLL1_FREERUN_SHIFT 1 /* FLL1_FREERUN */
  1562. #define ARIZONA_FLL1_FREERUN_WIDTH 1 /* FLL1_FREERUN */
  1563. #define ARIZONA_FLL1_ENA 0x0001 /* FLL1_ENA */
  1564. #define ARIZONA_FLL1_ENA_MASK 0x0001 /* FLL1_ENA */
  1565. #define ARIZONA_FLL1_ENA_SHIFT 0 /* FLL1_ENA */
  1566. #define ARIZONA_FLL1_ENA_WIDTH 1 /* FLL1_ENA */
  1567. /*
  1568. * R370 (0x172) - FLL1 Control 2
  1569. */
  1570. #define ARIZONA_FLL1_CTRL_UPD 0x8000 /* FLL1_CTRL_UPD */
  1571. #define ARIZONA_FLL1_CTRL_UPD_MASK 0x8000 /* FLL1_CTRL_UPD */
  1572. #define ARIZONA_FLL1_CTRL_UPD_SHIFT 15 /* FLL1_CTRL_UPD */
  1573. #define ARIZONA_FLL1_CTRL_UPD_WIDTH 1 /* FLL1_CTRL_UPD */
  1574. #define ARIZONA_FLL1_N_MASK 0x03FF /* FLL1_N - [9:0] */
  1575. #define ARIZONA_FLL1_N_SHIFT 0 /* FLL1_N - [9:0] */
  1576. #define ARIZONA_FLL1_N_WIDTH 10 /* FLL1_N - [9:0] */
  1577. /*
  1578. * R371 (0x173) - FLL1 Control 3
  1579. */
  1580. #define ARIZONA_FLL1_THETA_MASK 0xFFFF /* FLL1_THETA - [15:0] */
  1581. #define ARIZONA_FLL1_THETA_SHIFT 0 /* FLL1_THETA - [15:0] */
  1582. #define ARIZONA_FLL1_THETA_WIDTH 16 /* FLL1_THETA - [15:0] */
  1583. /*
  1584. * R372 (0x174) - FLL1 Control 4
  1585. */
  1586. #define ARIZONA_FLL1_LAMBDA_MASK 0xFFFF /* FLL1_LAMBDA - [15:0] */
  1587. #define ARIZONA_FLL1_LAMBDA_SHIFT 0 /* FLL1_LAMBDA - [15:0] */
  1588. #define ARIZONA_FLL1_LAMBDA_WIDTH 16 /* FLL1_LAMBDA - [15:0] */
  1589. /*
  1590. * R373 (0x175) - FLL1 Control 5
  1591. */
  1592. #define ARIZONA_FLL1_FRATIO_MASK 0x0700 /* FLL1_FRATIO - [10:8] */
  1593. #define ARIZONA_FLL1_FRATIO_SHIFT 8 /* FLL1_FRATIO - [10:8] */
  1594. #define ARIZONA_FLL1_FRATIO_WIDTH 3 /* FLL1_FRATIO - [10:8] */
  1595. #define ARIZONA_FLL1_OUTDIV_MASK 0x000E /* FLL1_OUTDIV - [3:1] */
  1596. #define ARIZONA_FLL1_OUTDIV_SHIFT 1 /* FLL1_OUTDIV - [3:1] */
  1597. #define ARIZONA_FLL1_OUTDIV_WIDTH 3 /* FLL1_OUTDIV - [3:1] */
  1598. /*
  1599. * R374 (0x176) - FLL1 Control 6
  1600. */
  1601. #define ARIZONA_FLL1_CLK_REF_DIV_MASK 0x00C0 /* FLL1_CLK_REF_DIV - [7:6] */
  1602. #define ARIZONA_FLL1_CLK_REF_DIV_SHIFT 6 /* FLL1_CLK_REF_DIV - [7:6] */
  1603. #define ARIZONA_FLL1_CLK_REF_DIV_WIDTH 2 /* FLL1_CLK_REF_DIV - [7:6] */
  1604. #define ARIZONA_FLL1_CLK_REF_SRC_MASK 0x000F /* FLL1_CLK_REF_SRC - [3:0] */
  1605. #define ARIZONA_FLL1_CLK_REF_SRC_SHIFT 0 /* FLL1_CLK_REF_SRC - [3:0] */
  1606. #define ARIZONA_FLL1_CLK_REF_SRC_WIDTH 4 /* FLL1_CLK_REF_SRC - [3:0] */
  1607. /*
  1608. * R375 (0x177) - FLL1 Loop Filter Test 1
  1609. */
  1610. #define ARIZONA_FLL1_FRC_INTEG_UPD 0x8000 /* FLL1_FRC_INTEG_UPD */
  1611. #define ARIZONA_FLL1_FRC_INTEG_UPD_MASK 0x8000 /* FLL1_FRC_INTEG_UPD */
  1612. #define ARIZONA_FLL1_FRC_INTEG_UPD_SHIFT 15 /* FLL1_FRC_INTEG_UPD */
  1613. #define ARIZONA_FLL1_FRC_INTEG_UPD_WIDTH 1 /* FLL1_FRC_INTEG_UPD */
  1614. #define ARIZONA_FLL1_FRC_INTEG_VAL_MASK 0x0FFF /* FLL1_FRC_INTEG_VAL - [11:0] */
  1615. #define ARIZONA_FLL1_FRC_INTEG_VAL_SHIFT 0 /* FLL1_FRC_INTEG_VAL - [11:0] */
  1616. #define ARIZONA_FLL1_FRC_INTEG_VAL_WIDTH 12 /* FLL1_FRC_INTEG_VAL - [11:0] */
  1617. /*
  1618. * R377 (0x179) - FLL1 Control 7
  1619. */
  1620. #define ARIZONA_FLL1_GAIN_MASK 0x003c /* FLL1_GAIN */
  1621. #define ARIZONA_FLL1_GAIN_SHIFT 2 /* FLL1_GAIN */
  1622. #define ARIZONA_FLL1_GAIN_WIDTH 4 /* FLL1_GAIN */
  1623. /*
  1624. * R385 (0x181) - FLL1 Synchroniser 1
  1625. */
  1626. #define ARIZONA_FLL1_SYNC_ENA 0x0001 /* FLL1_SYNC_ENA */
  1627. #define ARIZONA_FLL1_SYNC_ENA_MASK 0x0001 /* FLL1_SYNC_ENA */
  1628. #define ARIZONA_FLL1_SYNC_ENA_SHIFT 0 /* FLL1_SYNC_ENA */
  1629. #define ARIZONA_FLL1_SYNC_ENA_WIDTH 1 /* FLL1_SYNC_ENA */
  1630. /*
  1631. * R386 (0x182) - FLL1 Synchroniser 2
  1632. */
  1633. #define ARIZONA_FLL1_SYNC_N_MASK 0x03FF /* FLL1_SYNC_N - [9:0] */
  1634. #define ARIZONA_FLL1_SYNC_N_SHIFT 0 /* FLL1_SYNC_N - [9:0] */
  1635. #define ARIZONA_FLL1_SYNC_N_WIDTH 10 /* FLL1_SYNC_N - [9:0] */
  1636. /*
  1637. * R387 (0x183) - FLL1 Synchroniser 3
  1638. */
  1639. #define ARIZONA_FLL1_SYNC_THETA_MASK 0xFFFF /* FLL1_SYNC_THETA - [15:0] */
  1640. #define ARIZONA_FLL1_SYNC_THETA_SHIFT 0 /* FLL1_SYNC_THETA - [15:0] */
  1641. #define ARIZONA_FLL1_SYNC_THETA_WIDTH 16 /* FLL1_SYNC_THETA - [15:0] */
  1642. /*
  1643. * R388 (0x184) - FLL1 Synchroniser 4
  1644. */
  1645. #define ARIZONA_FLL1_SYNC_LAMBDA_MASK 0xFFFF /* FLL1_SYNC_LAMBDA - [15:0] */
  1646. #define ARIZONA_FLL1_SYNC_LAMBDA_SHIFT 0 /* FLL1_SYNC_LAMBDA - [15:0] */
  1647. #define ARIZONA_FLL1_SYNC_LAMBDA_WIDTH 16 /* FLL1_SYNC_LAMBDA - [15:0] */
  1648. /*
  1649. * R389 (0x185) - FLL1 Synchroniser 5
  1650. */
  1651. #define ARIZONA_FLL1_SYNC_FRATIO_MASK 0x0700 /* FLL1_SYNC_FRATIO - [10:8] */
  1652. #define ARIZONA_FLL1_SYNC_FRATIO_SHIFT 8 /* FLL1_SYNC_FRATIO - [10:8] */
  1653. #define ARIZONA_FLL1_SYNC_FRATIO_WIDTH 3 /* FLL1_SYNC_FRATIO - [10:8] */
  1654. /*
  1655. * R390 (0x186) - FLL1 Synchroniser 6
  1656. */
  1657. #define ARIZONA_FLL1_CLK_SYNC_DIV_MASK 0x00C0 /* FLL1_CLK_SYNC_DIV - [7:6] */
  1658. #define ARIZONA_FLL1_CLK_SYNC_DIV_SHIFT 6 /* FLL1_CLK_SYNC_DIV - [7:6] */
  1659. #define ARIZONA_FLL1_CLK_SYNC_DIV_WIDTH 2 /* FLL1_CLK_SYNC_DIV - [7:6] */
  1660. #define ARIZONA_FLL1_CLK_SYNC_SRC_MASK 0x000F /* FLL1_CLK_SYNC_SRC - [3:0] */
  1661. #define ARIZONA_FLL1_CLK_SYNC_SRC_SHIFT 0 /* FLL1_CLK_SYNC_SRC - [3:0] */
  1662. #define ARIZONA_FLL1_CLK_SYNC_SRC_WIDTH 4 /* FLL1_CLK_SYNC_SRC - [3:0] */
  1663. /*
  1664. * R391 (0x187) - FLL1 Synchroniser 7
  1665. */
  1666. #define ARIZONA_FLL1_SYNC_GAIN_MASK 0x003c /* FLL1_SYNC_GAIN */
  1667. #define ARIZONA_FLL1_SYNC_GAIN_SHIFT 2 /* FLL1_SYNC_GAIN */
  1668. #define ARIZONA_FLL1_SYNC_GAIN_WIDTH 4 /* FLL1_SYNC_GAIN */
  1669. #define ARIZONA_FLL1_SYNC_BW 0x0001 /* FLL1_SYNC_BW */
  1670. #define ARIZONA_FLL1_SYNC_BW_MASK 0x0001 /* FLL1_SYNC_BW */
  1671. #define ARIZONA_FLL1_SYNC_BW_SHIFT 0 /* FLL1_SYNC_BW */
  1672. #define ARIZONA_FLL1_SYNC_BW_WIDTH 1 /* FLL1_SYNC_BW */
  1673. /*
  1674. * R393 (0x189) - FLL1 Spread Spectrum
  1675. */
  1676. #define ARIZONA_FLL1_SS_AMPL_MASK 0x0030 /* FLL1_SS_AMPL - [5:4] */
  1677. #define ARIZONA_FLL1_SS_AMPL_SHIFT 4 /* FLL1_SS_AMPL - [5:4] */
  1678. #define ARIZONA_FLL1_SS_AMPL_WIDTH 2 /* FLL1_SS_AMPL - [5:4] */
  1679. #define ARIZONA_FLL1_SS_FREQ_MASK 0x000C /* FLL1_SS_FREQ - [3:2] */
  1680. #define ARIZONA_FLL1_SS_FREQ_SHIFT 2 /* FLL1_SS_FREQ - [3:2] */
  1681. #define ARIZONA_FLL1_SS_FREQ_WIDTH 2 /* FLL1_SS_FREQ - [3:2] */
  1682. #define ARIZONA_FLL1_SS_SEL_MASK 0x0003 /* FLL1_SS_SEL - [1:0] */
  1683. #define ARIZONA_FLL1_SS_SEL_SHIFT 0 /* FLL1_SS_SEL - [1:0] */
  1684. #define ARIZONA_FLL1_SS_SEL_WIDTH 2 /* FLL1_SS_SEL - [1:0] */
  1685. /*
  1686. * R394 (0x18A) - FLL1 GPIO Clock
  1687. */
  1688. #define ARIZONA_FLL1_GPDIV_MASK 0x00FE /* FLL1_GPDIV - [7:1] */
  1689. #define ARIZONA_FLL1_GPDIV_SHIFT 1 /* FLL1_GPDIV - [7:1] */
  1690. #define ARIZONA_FLL1_GPDIV_WIDTH 7 /* FLL1_GPDIV - [7:1] */
  1691. #define ARIZONA_FLL1_GPDIV_ENA 0x0001 /* FLL1_GPDIV_ENA */
  1692. #define ARIZONA_FLL1_GPDIV_ENA_MASK 0x0001 /* FLL1_GPDIV_ENA */
  1693. #define ARIZONA_FLL1_GPDIV_ENA_SHIFT 0 /* FLL1_GPDIV_ENA */
  1694. #define ARIZONA_FLL1_GPDIV_ENA_WIDTH 1 /* FLL1_GPDIV_ENA */
  1695. /*
  1696. * R401 (0x191) - FLL2 Control 1
  1697. */
  1698. #define ARIZONA_FLL2_FREERUN 0x0002 /* FLL2_FREERUN */
  1699. #define ARIZONA_FLL2_FREERUN_MASK 0x0002 /* FLL2_FREERUN */
  1700. #define ARIZONA_FLL2_FREERUN_SHIFT 1 /* FLL2_FREERUN */
  1701. #define ARIZONA_FLL2_FREERUN_WIDTH 1 /* FLL2_FREERUN */
  1702. #define ARIZONA_FLL2_ENA 0x0001 /* FLL2_ENA */
  1703. #define ARIZONA_FLL2_ENA_MASK 0x0001 /* FLL2_ENA */
  1704. #define ARIZONA_FLL2_ENA_SHIFT 0 /* FLL2_ENA */
  1705. #define ARIZONA_FLL2_ENA_WIDTH 1 /* FLL2_ENA */
  1706. /*
  1707. * R402 (0x192) - FLL2 Control 2
  1708. */
  1709. #define ARIZONA_FLL2_CTRL_UPD 0x8000 /* FLL2_CTRL_UPD */
  1710. #define ARIZONA_FLL2_CTRL_UPD_MASK 0x8000 /* FLL2_CTRL_UPD */
  1711. #define ARIZONA_FLL2_CTRL_UPD_SHIFT 15 /* FLL2_CTRL_UPD */
  1712. #define ARIZONA_FLL2_CTRL_UPD_WIDTH 1 /* FLL2_CTRL_UPD */
  1713. #define ARIZONA_FLL2_N_MASK 0x03FF /* FLL2_N - [9:0] */
  1714. #define ARIZONA_FLL2_N_SHIFT 0 /* FLL2_N - [9:0] */
  1715. #define ARIZONA_FLL2_N_WIDTH 10 /* FLL2_N - [9:0] */
  1716. /*
  1717. * R403 (0x193) - FLL2 Control 3
  1718. */
  1719. #define ARIZONA_FLL2_THETA_MASK 0xFFFF /* FLL2_THETA - [15:0] */
  1720. #define ARIZONA_FLL2_THETA_SHIFT 0 /* FLL2_THETA - [15:0] */
  1721. #define ARIZONA_FLL2_THETA_WIDTH 16 /* FLL2_THETA - [15:0] */
  1722. /*
  1723. * R404 (0x194) - FLL2 Control 4
  1724. */
  1725. #define ARIZONA_FLL2_LAMBDA_MASK 0xFFFF /* FLL2_LAMBDA - [15:0] */
  1726. #define ARIZONA_FLL2_LAMBDA_SHIFT 0 /* FLL2_LAMBDA - [15:0] */
  1727. #define ARIZONA_FLL2_LAMBDA_WIDTH 16 /* FLL2_LAMBDA - [15:0] */
  1728. /*
  1729. * R405 (0x195) - FLL2 Control 5
  1730. */
  1731. #define ARIZONA_FLL2_FRATIO_MASK 0x0700 /* FLL2_FRATIO - [10:8] */
  1732. #define ARIZONA_FLL2_FRATIO_SHIFT 8 /* FLL2_FRATIO - [10:8] */
  1733. #define ARIZONA_FLL2_FRATIO_WIDTH 3 /* FLL2_FRATIO - [10:8] */
  1734. #define ARIZONA_FLL2_OUTDIV_MASK 0x000E /* FLL2_OUTDIV - [3:1] */
  1735. #define ARIZONA_FLL2_OUTDIV_SHIFT 1 /* FLL2_OUTDIV - [3:1] */
  1736. #define ARIZONA_FLL2_OUTDIV_WIDTH 3 /* FLL2_OUTDIV - [3:1] */
  1737. /*
  1738. * R406 (0x196) - FLL2 Control 6
  1739. */
  1740. #define ARIZONA_FLL2_CLK_REF_DIV_MASK 0x00C0 /* FLL2_CLK_REF_DIV - [7:6] */
  1741. #define ARIZONA_FLL2_CLK_REF_DIV_SHIFT 6 /* FLL2_CLK_REF_DIV - [7:6] */
  1742. #define ARIZONA_FLL2_CLK_REF_DIV_WIDTH 2 /* FLL2_CLK_REF_DIV - [7:6] */
  1743. #define ARIZONA_FLL2_CLK_REF_SRC_MASK 0x000F /* FLL2_CLK_REF_SRC - [3:0] */
  1744. #define ARIZONA_FLL2_CLK_REF_SRC_SHIFT 0 /* FLL2_CLK_REF_SRC - [3:0] */
  1745. #define ARIZONA_FLL2_CLK_REF_SRC_WIDTH 4 /* FLL2_CLK_REF_SRC - [3:0] */
  1746. /*
  1747. * R407 (0x197) - FLL2 Loop Filter Test 1
  1748. */
  1749. #define ARIZONA_FLL2_FRC_INTEG_UPD 0x8000 /* FLL2_FRC_INTEG_UPD */
  1750. #define ARIZONA_FLL2_FRC_INTEG_UPD_MASK 0x8000 /* FLL2_FRC_INTEG_UPD */
  1751. #define ARIZONA_FLL2_FRC_INTEG_UPD_SHIFT 15 /* FLL2_FRC_INTEG_UPD */
  1752. #define ARIZONA_FLL2_FRC_INTEG_UPD_WIDTH 1 /* FLL2_FRC_INTEG_UPD */
  1753. #define ARIZONA_FLL2_FRC_INTEG_VAL_MASK 0x0FFF /* FLL2_FRC_INTEG_VAL - [11:0] */
  1754. #define ARIZONA_FLL2_FRC_INTEG_VAL_SHIFT 0 /* FLL2_FRC_INTEG_VAL - [11:0] */
  1755. #define ARIZONA_FLL2_FRC_INTEG_VAL_WIDTH 12 /* FLL2_FRC_INTEG_VAL - [11:0] */
  1756. /*
  1757. * R409 (0x199) - FLL2 Control 7
  1758. */
  1759. #define ARIZONA_FLL2_GAIN_MASK 0x003c /* FLL2_GAIN */
  1760. #define ARIZONA_FLL2_GAIN_SHIFT 2 /* FLL2_GAIN */
  1761. #define ARIZONA_FLL2_GAIN_WIDTH 4 /* FLL2_GAIN */
  1762. /*
  1763. * R417 (0x1A1) - FLL2 Synchroniser 1
  1764. */
  1765. #define ARIZONA_FLL2_SYNC_ENA 0x0001 /* FLL2_SYNC_ENA */
  1766. #define ARIZONA_FLL2_SYNC_ENA_MASK 0x0001 /* FLL2_SYNC_ENA */
  1767. #define ARIZONA_FLL2_SYNC_ENA_SHIFT 0 /* FLL2_SYNC_ENA */
  1768. #define ARIZONA_FLL2_SYNC_ENA_WIDTH 1 /* FLL2_SYNC_ENA */
  1769. /*
  1770. * R418 (0x1A2) - FLL2 Synchroniser 2
  1771. */
  1772. #define ARIZONA_FLL2_SYNC_N_MASK 0x03FF /* FLL2_SYNC_N - [9:0] */
  1773. #define ARIZONA_FLL2_SYNC_N_SHIFT 0 /* FLL2_SYNC_N - [9:0] */
  1774. #define ARIZONA_FLL2_SYNC_N_WIDTH 10 /* FLL2_SYNC_N - [9:0] */
  1775. /*
  1776. * R419 (0x1A3) - FLL2 Synchroniser 3
  1777. */
  1778. #define ARIZONA_FLL2_SYNC_THETA_MASK 0xFFFF /* FLL2_SYNC_THETA - [15:0] */
  1779. #define ARIZONA_FLL2_SYNC_THETA_SHIFT 0 /* FLL2_SYNC_THETA - [15:0] */
  1780. #define ARIZONA_FLL2_SYNC_THETA_WIDTH 16 /* FLL2_SYNC_THETA - [15:0] */
  1781. /*
  1782. * R420 (0x1A4) - FLL2 Synchroniser 4
  1783. */
  1784. #define ARIZONA_FLL2_SYNC_LAMBDA_MASK 0xFFFF /* FLL2_SYNC_LAMBDA - [15:0] */
  1785. #define ARIZONA_FLL2_SYNC_LAMBDA_SHIFT 0 /* FLL2_SYNC_LAMBDA - [15:0] */
  1786. #define ARIZONA_FLL2_SYNC_LAMBDA_WIDTH 16 /* FLL2_SYNC_LAMBDA - [15:0] */
  1787. /*
  1788. * R421 (0x1A5) - FLL2 Synchroniser 5
  1789. */
  1790. #define ARIZONA_FLL2_SYNC_FRATIO_MASK 0x0700 /* FLL2_SYNC_FRATIO - [10:8] */
  1791. #define ARIZONA_FLL2_SYNC_FRATIO_SHIFT 8 /* FLL2_SYNC_FRATIO - [10:8] */
  1792. #define ARIZONA_FLL2_SYNC_FRATIO_WIDTH 3 /* FLL2_SYNC_FRATIO - [10:8] */
  1793. /*
  1794. * R422 (0x1A6) - FLL2 Synchroniser 6
  1795. */
  1796. #define ARIZONA_FLL2_CLK_SYNC_DIV_MASK 0x00C0 /* FLL2_CLK_SYNC_DIV - [7:6] */
  1797. #define ARIZONA_FLL2_CLK_SYNC_DIV_SHIFT 6 /* FLL2_CLK_SYNC_DIV - [7:6] */
  1798. #define ARIZONA_FLL2_CLK_SYNC_DIV_WIDTH 2 /* FLL2_CLK_SYNC_DIV - [7:6] */
  1799. #define ARIZONA_FLL2_CLK_SYNC_SRC_MASK 0x000F /* FLL2_CLK_SYNC_SRC - [3:0] */
  1800. #define ARIZONA_FLL2_CLK_SYNC_SRC_SHIFT 0 /* FLL2_CLK_SYNC_SRC - [3:0] */
  1801. #define ARIZONA_FLL2_CLK_SYNC_SRC_WIDTH 4 /* FLL2_CLK_SYNC_SRC - [3:0] */
  1802. /*
  1803. * R423 (0x1A7) - FLL2 Synchroniser 7
  1804. */
  1805. #define ARIZONA_FLL2_SYNC_GAIN_MASK 0x003c /* FLL2_SYNC_GAIN */
  1806. #define ARIZONA_FLL2_SYNC_GAIN_SHIFT 2 /* FLL2_SYNC_GAIN */
  1807. #define ARIZONA_FLL2_SYNC_GAIN_WIDTH 4 /* FLL2_SYNC_GAIN */
  1808. #define ARIZONA_FLL2_SYNC_BW_MASK 0x0001 /* FLL2_SYNC_BW */
  1809. #define ARIZONA_FLL2_SYNC_BW_MASK 0x0001 /* FLL2_SYNC_BW */
  1810. #define ARIZONA_FLL2_SYNC_BW_SHIFT 0 /* FLL2_SYNC_BW */
  1811. #define ARIZONA_FLL2_SYNC_BW_WIDTH 1 /* FLL2_SYNC_BW */
  1812. /*
  1813. * R425 (0x1A9) - FLL2 Spread Spectrum
  1814. */
  1815. #define ARIZONA_FLL2_SS_AMPL_MASK 0x0030 /* FLL2_SS_AMPL - [5:4] */
  1816. #define ARIZONA_FLL2_SS_AMPL_SHIFT 4 /* FLL2_SS_AMPL - [5:4] */
  1817. #define ARIZONA_FLL2_SS_AMPL_WIDTH 2 /* FLL2_SS_AMPL - [5:4] */
  1818. #define ARIZONA_FLL2_SS_FREQ_MASK 0x000C /* FLL2_SS_FREQ - [3:2] */
  1819. #define ARIZONA_FLL2_SS_FREQ_SHIFT 2 /* FLL2_SS_FREQ - [3:2] */
  1820. #define ARIZONA_FLL2_SS_FREQ_WIDTH 2 /* FLL2_SS_FREQ - [3:2] */
  1821. #define ARIZONA_FLL2_SS_SEL_MASK 0x0003 /* FLL2_SS_SEL - [1:0] */
  1822. #define ARIZONA_FLL2_SS_SEL_SHIFT 0 /* FLL2_SS_SEL - [1:0] */
  1823. #define ARIZONA_FLL2_SS_SEL_WIDTH 2 /* FLL2_SS_SEL - [1:0] */
  1824. /*
  1825. * R426 (0x1AA) - FLL2 GPIO Clock
  1826. */
  1827. #define ARIZONA_FLL2_GPDIV_MASK 0x00FE /* FLL2_GPDIV - [7:1] */
  1828. #define ARIZONA_FLL2_GPDIV_SHIFT 1 /* FLL2_GPDIV - [7:1] */
  1829. #define ARIZONA_FLL2_GPDIV_WIDTH 7 /* FLL2_GPDIV - [7:1] */
  1830. #define ARIZONA_FLL2_GPDIV_ENA 0x0001 /* FLL2_GPDIV_ENA */
  1831. #define ARIZONA_FLL2_GPDIV_ENA_MASK 0x0001 /* FLL2_GPDIV_ENA */
  1832. #define ARIZONA_FLL2_GPDIV_ENA_SHIFT 0 /* FLL2_GPDIV_ENA */
  1833. #define ARIZONA_FLL2_GPDIV_ENA_WIDTH 1 /* FLL2_GPDIV_ENA */
  1834. /*
  1835. * R512 (0x200) - Mic Charge Pump 1
  1836. */
  1837. #define ARIZONA_CPMIC_DISCH 0x0004 /* CPMIC_DISCH */
  1838. #define ARIZONA_CPMIC_DISCH_MASK 0x0004 /* CPMIC_DISCH */
  1839. #define ARIZONA_CPMIC_DISCH_SHIFT 2 /* CPMIC_DISCH */
  1840. #define ARIZONA_CPMIC_DISCH_WIDTH 1 /* CPMIC_DISCH */
  1841. #define ARIZONA_CPMIC_BYPASS 0x0002 /* CPMIC_BYPASS */
  1842. #define ARIZONA_CPMIC_BYPASS_MASK 0x0002 /* CPMIC_BYPASS */
  1843. #define ARIZONA_CPMIC_BYPASS_SHIFT 1 /* CPMIC_BYPASS */
  1844. #define ARIZONA_CPMIC_BYPASS_WIDTH 1 /* CPMIC_BYPASS */
  1845. #define ARIZONA_CPMIC_ENA 0x0001 /* CPMIC_ENA */
  1846. #define ARIZONA_CPMIC_ENA_MASK 0x0001 /* CPMIC_ENA */
  1847. #define ARIZONA_CPMIC_ENA_SHIFT 0 /* CPMIC_ENA */
  1848. #define ARIZONA_CPMIC_ENA_WIDTH 1 /* CPMIC_ENA */
  1849. /*
  1850. * R528 (0x210) - LDO1 Control 1
  1851. */
  1852. #define ARIZONA_LDO1_VSEL_MASK 0x07E0 /* LDO1_VSEL - [10:5] */
  1853. #define ARIZONA_LDO1_VSEL_SHIFT 5 /* LDO1_VSEL - [10:5] */
  1854. #define ARIZONA_LDO1_VSEL_WIDTH 6 /* LDO1_VSEL - [10:5] */
  1855. #define ARIZONA_LDO1_FAST 0x0010 /* LDO1_FAST */
  1856. #define ARIZONA_LDO1_FAST_MASK 0x0010 /* LDO1_FAST */
  1857. #define ARIZONA_LDO1_FAST_SHIFT 4 /* LDO1_FAST */
  1858. #define ARIZONA_LDO1_FAST_WIDTH 1 /* LDO1_FAST */
  1859. #define ARIZONA_LDO1_DISCH 0x0004 /* LDO1_DISCH */
  1860. #define ARIZONA_LDO1_DISCH_MASK 0x0004 /* LDO1_DISCH */
  1861. #define ARIZONA_LDO1_DISCH_SHIFT 2 /* LDO1_DISCH */
  1862. #define ARIZONA_LDO1_DISCH_WIDTH 1 /* LDO1_DISCH */
  1863. #define ARIZONA_LDO1_BYPASS 0x0002 /* LDO1_BYPASS */
  1864. #define ARIZONA_LDO1_BYPASS_MASK 0x0002 /* LDO1_BYPASS */
  1865. #define ARIZONA_LDO1_BYPASS_SHIFT 1 /* LDO1_BYPASS */
  1866. #define ARIZONA_LDO1_BYPASS_WIDTH 1 /* LDO1_BYPASS */
  1867. #define ARIZONA_LDO1_ENA 0x0001 /* LDO1_ENA */
  1868. #define ARIZONA_LDO1_ENA_MASK 0x0001 /* LDO1_ENA */
  1869. #define ARIZONA_LDO1_ENA_SHIFT 0 /* LDO1_ENA */
  1870. #define ARIZONA_LDO1_ENA_WIDTH 1 /* LDO1_ENA */
  1871. /*
  1872. * R530 (0x212) - LDO1 Control 2
  1873. */
  1874. #define ARIZONA_LDO1_HI_PWR 0x0001 /* LDO1_HI_PWR */
  1875. #define ARIZONA_LDO1_HI_PWR_SHIFT 0 /* LDO1_HI_PWR */
  1876. #define ARIZONA_LDO1_HI_PWR_WIDTH 1 /* LDO1_HI_PWR */
  1877. /*
  1878. * R531 (0x213) - LDO2 Control 1
  1879. */
  1880. #define ARIZONA_LDO2_VSEL_MASK 0x07E0 /* LDO2_VSEL - [10:5] */
  1881. #define ARIZONA_LDO2_VSEL_SHIFT 5 /* LDO2_VSEL - [10:5] */
  1882. #define ARIZONA_LDO2_VSEL_WIDTH 6 /* LDO2_VSEL - [10:5] */
  1883. #define ARIZONA_LDO2_FAST 0x0010 /* LDO2_FAST */
  1884. #define ARIZONA_LDO2_FAST_MASK 0x0010 /* LDO2_FAST */
  1885. #define ARIZONA_LDO2_FAST_SHIFT 4 /* LDO2_FAST */
  1886. #define ARIZONA_LDO2_FAST_WIDTH 1 /* LDO2_FAST */
  1887. #define ARIZONA_LDO2_DISCH 0x0004 /* LDO2_DISCH */
  1888. #define ARIZONA_LDO2_DISCH_MASK 0x0004 /* LDO2_DISCH */
  1889. #define ARIZONA_LDO2_DISCH_SHIFT 2 /* LDO2_DISCH */
  1890. #define ARIZONA_LDO2_DISCH_WIDTH 1 /* LDO2_DISCH */
  1891. #define ARIZONA_LDO2_BYPASS 0x0002 /* LDO2_BYPASS */
  1892. #define ARIZONA_LDO2_BYPASS_MASK 0x0002 /* LDO2_BYPASS */
  1893. #define ARIZONA_LDO2_BYPASS_SHIFT 1 /* LDO2_BYPASS */
  1894. #define ARIZONA_LDO2_BYPASS_WIDTH 1 /* LDO2_BYPASS */
  1895. #define ARIZONA_LDO2_ENA 0x0001 /* LDO2_ENA */
  1896. #define ARIZONA_LDO2_ENA_MASK 0x0001 /* LDO2_ENA */
  1897. #define ARIZONA_LDO2_ENA_SHIFT 0 /* LDO2_ENA */
  1898. #define ARIZONA_LDO2_ENA_WIDTH 1 /* LDO2_ENA */
  1899. /*
  1900. * R536 (0x218) - Mic Bias Ctrl 1
  1901. */
  1902. #define ARIZONA_MICB1_EXT_CAP 0x8000 /* MICB1_EXT_CAP */
  1903. #define ARIZONA_MICB1_EXT_CAP_MASK 0x8000 /* MICB1_EXT_CAP */
  1904. #define ARIZONA_MICB1_EXT_CAP_SHIFT 15 /* MICB1_EXT_CAP */
  1905. #define ARIZONA_MICB1_EXT_CAP_WIDTH 1 /* MICB1_EXT_CAP */
  1906. #define ARIZONA_MICB1_LVL_MASK 0x01E0 /* MICB1_LVL - [8:5] */
  1907. #define ARIZONA_MICB1_LVL_SHIFT 5 /* MICB1_LVL - [8:5] */
  1908. #define ARIZONA_MICB1_LVL_WIDTH 4 /* MICB1_LVL - [8:5] */
  1909. #define ARIZONA_MICB1_FAST 0x0010 /* MICB1_FAST */
  1910. #define ARIZONA_MICB1_FAST_MASK 0x0010 /* MICB1_FAST */
  1911. #define ARIZONA_MICB1_FAST_SHIFT 4 /* MICB1_FAST */
  1912. #define ARIZONA_MICB1_FAST_WIDTH 1 /* MICB1_FAST */
  1913. #define ARIZONA_MICB1_RATE 0x0008 /* MICB1_RATE */
  1914. #define ARIZONA_MICB1_RATE_MASK 0x0008 /* MICB1_RATE */
  1915. #define ARIZONA_MICB1_RATE_SHIFT 3 /* MICB1_RATE */
  1916. #define ARIZONA_MICB1_RATE_WIDTH 1 /* MICB1_RATE */
  1917. #define ARIZONA_MICB1_DISCH 0x0004 /* MICB1_DISCH */
  1918. #define ARIZONA_MICB1_DISCH_MASK 0x0004 /* MICB1_DISCH */
  1919. #define ARIZONA_MICB1_DISCH_SHIFT 2 /* MICB1_DISCH */
  1920. #define ARIZONA_MICB1_DISCH_WIDTH 1 /* MICB1_DISCH */
  1921. #define ARIZONA_MICB1_BYPASS 0x0002 /* MICB1_BYPASS */
  1922. #define ARIZONA_MICB1_BYPASS_MASK 0x0002 /* MICB1_BYPASS */
  1923. #define ARIZONA_MICB1_BYPASS_SHIFT 1 /* MICB1_BYPASS */
  1924. #define ARIZONA_MICB1_BYPASS_WIDTH 1 /* MICB1_BYPASS */
  1925. #define ARIZONA_MICB1_ENA 0x0001 /* MICB1_ENA */
  1926. #define ARIZONA_MICB1_ENA_MASK 0x0001 /* MICB1_ENA */
  1927. #define ARIZONA_MICB1_ENA_SHIFT 0 /* MICB1_ENA */
  1928. #define ARIZONA_MICB1_ENA_WIDTH 1 /* MICB1_ENA */
  1929. /*
  1930. * R537 (0x219) - Mic Bias Ctrl 2
  1931. */
  1932. #define ARIZONA_MICB2_EXT_CAP 0x8000 /* MICB2_EXT_CAP */
  1933. #define ARIZONA_MICB2_EXT_CAP_MASK 0x8000 /* MICB2_EXT_CAP */
  1934. #define ARIZONA_MICB2_EXT_CAP_SHIFT 15 /* MICB2_EXT_CAP */
  1935. #define ARIZONA_MICB2_EXT_CAP_WIDTH 1 /* MICB2_EXT_CAP */
  1936. #define ARIZONA_MICB2_LVL_MASK 0x01E0 /* MICB2_LVL - [8:5] */
  1937. #define ARIZONA_MICB2_LVL_SHIFT 5 /* MICB2_LVL - [8:5] */
  1938. #define ARIZONA_MICB2_LVL_WIDTH 4 /* MICB2_LVL - [8:5] */
  1939. #define ARIZONA_MICB2_FAST 0x0010 /* MICB2_FAST */
  1940. #define ARIZONA_MICB2_FAST_MASK 0x0010 /* MICB2_FAST */
  1941. #define ARIZONA_MICB2_FAST_SHIFT 4 /* MICB2_FAST */
  1942. #define ARIZONA_MICB2_FAST_WIDTH 1 /* MICB2_FAST */
  1943. #define ARIZONA_MICB2_RATE 0x0008 /* MICB2_RATE */
  1944. #define ARIZONA_MICB2_RATE_MASK 0x0008 /* MICB2_RATE */
  1945. #define ARIZONA_MICB2_RATE_SHIFT 3 /* MICB2_RATE */
  1946. #define ARIZONA_MICB2_RATE_WIDTH 1 /* MICB2_RATE */
  1947. #define ARIZONA_MICB2_DISCH 0x0004 /* MICB2_DISCH */
  1948. #define ARIZONA_MICB2_DISCH_MASK 0x0004 /* MICB2_DISCH */
  1949. #define ARIZONA_MICB2_DISCH_SHIFT 2 /* MICB2_DISCH */
  1950. #define ARIZONA_MICB2_DISCH_WIDTH 1 /* MICB2_DISCH */
  1951. #define ARIZONA_MICB2_BYPASS 0x0002 /* MICB2_BYPASS */
  1952. #define ARIZONA_MICB2_BYPASS_MASK 0x0002 /* MICB2_BYPASS */
  1953. #define ARIZONA_MICB2_BYPASS_SHIFT 1 /* MICB2_BYPASS */
  1954. #define ARIZONA_MICB2_BYPASS_WIDTH 1 /* MICB2_BYPASS */
  1955. #define ARIZONA_MICB2_ENA 0x0001 /* MICB2_ENA */
  1956. #define ARIZONA_MICB2_ENA_MASK 0x0001 /* MICB2_ENA */
  1957. #define ARIZONA_MICB2_ENA_SHIFT 0 /* MICB2_ENA */
  1958. #define ARIZONA_MICB2_ENA_WIDTH 1 /* MICB2_ENA */
  1959. /*
  1960. * R538 (0x21A) - Mic Bias Ctrl 3
  1961. */
  1962. #define ARIZONA_MICB3_EXT_CAP 0x8000 /* MICB3_EXT_CAP */
  1963. #define ARIZONA_MICB3_EXT_CAP_MASK 0x8000 /* MICB3_EXT_CAP */
  1964. #define ARIZONA_MICB3_EXT_CAP_SHIFT 15 /* MICB3_EXT_CAP */
  1965. #define ARIZONA_MICB3_EXT_CAP_WIDTH 1 /* MICB3_EXT_CAP */
  1966. #define ARIZONA_MICB3_LVL_MASK 0x01E0 /* MICB3_LVL - [8:5] */
  1967. #define ARIZONA_MICB3_LVL_SHIFT 5 /* MICB3_LVL - [8:5] */
  1968. #define ARIZONA_MICB3_LVL_WIDTH 4 /* MICB3_LVL - [8:5] */
  1969. #define ARIZONA_MICB3_FAST 0x0010 /* MICB3_FAST */
  1970. #define ARIZONA_MICB3_FAST_MASK 0x0010 /* MICB3_FAST */
  1971. #define ARIZONA_MICB3_FAST_SHIFT 4 /* MICB3_FAST */
  1972. #define ARIZONA_MICB3_FAST_WIDTH 1 /* MICB3_FAST */
  1973. #define ARIZONA_MICB3_RATE 0x0008 /* MICB3_RATE */
  1974. #define ARIZONA_MICB3_RATE_MASK 0x0008 /* MICB3_RATE */
  1975. #define ARIZONA_MICB3_RATE_SHIFT 3 /* MICB3_RATE */
  1976. #define ARIZONA_MICB3_RATE_WIDTH 1 /* MICB3_RATE */
  1977. #define ARIZONA_MICB3_DISCH 0x0004 /* MICB3_DISCH */
  1978. #define ARIZONA_MICB3_DISCH_MASK 0x0004 /* MICB3_DISCH */
  1979. #define ARIZONA_MICB3_DISCH_SHIFT 2 /* MICB3_DISCH */
  1980. #define ARIZONA_MICB3_DISCH_WIDTH 1 /* MICB3_DISCH */
  1981. #define ARIZONA_MICB3_BYPASS 0x0002 /* MICB3_BYPASS */
  1982. #define ARIZONA_MICB3_BYPASS_MASK 0x0002 /* MICB3_BYPASS */
  1983. #define ARIZONA_MICB3_BYPASS_SHIFT 1 /* MICB3_BYPASS */
  1984. #define ARIZONA_MICB3_BYPASS_WIDTH 1 /* MICB3_BYPASS */
  1985. #define ARIZONA_MICB3_ENA 0x0001 /* MICB3_ENA */
  1986. #define ARIZONA_MICB3_ENA_MASK 0x0001 /* MICB3_ENA */
  1987. #define ARIZONA_MICB3_ENA_SHIFT 0 /* MICB3_ENA */
  1988. #define ARIZONA_MICB3_ENA_WIDTH 1 /* MICB3_ENA */
  1989. /*
  1990. * R659 (0x293) - Accessory Detect Mode 1
  1991. */
  1992. #define ARIZONA_ACCDET_SRC 0x2000 /* ACCDET_SRC */
  1993. #define ARIZONA_ACCDET_SRC_MASK 0x2000 /* ACCDET_SRC */
  1994. #define ARIZONA_ACCDET_SRC_SHIFT 13 /* ACCDET_SRC */
  1995. #define ARIZONA_ACCDET_SRC_WIDTH 1 /* ACCDET_SRC */
  1996. #define ARIZONA_ACCDET_MODE_MASK 0x0003 /* ACCDET_MODE - [1:0] */
  1997. #define ARIZONA_ACCDET_MODE_SHIFT 0 /* ACCDET_MODE - [1:0] */
  1998. #define ARIZONA_ACCDET_MODE_WIDTH 2 /* ACCDET_MODE - [1:0] */
  1999. /*
  2000. * R667 (0x29B) - Headphone Detect 1
  2001. */
  2002. #define ARIZONA_HP_IMPEDANCE_RANGE_MASK 0x0600 /* HP_IMPEDANCE_RANGE - [10:9] */
  2003. #define ARIZONA_HP_IMPEDANCE_RANGE_SHIFT 9 /* HP_IMPEDANCE_RANGE - [10:9] */
  2004. #define ARIZONA_HP_IMPEDANCE_RANGE_WIDTH 2 /* HP_IMPEDANCE_RANGE - [10:9] */
  2005. #define ARIZONA_HP_STEP_SIZE 0x0100 /* HP_STEP_SIZE */
  2006. #define ARIZONA_HP_STEP_SIZE_MASK 0x0100 /* HP_STEP_SIZE */
  2007. #define ARIZONA_HP_STEP_SIZE_SHIFT 8 /* HP_STEP_SIZE */
  2008. #define ARIZONA_HP_STEP_SIZE_WIDTH 1 /* HP_STEP_SIZE */
  2009. #define ARIZONA_HP_HOLDTIME_MASK 0x00E0 /* HP_HOLDTIME - [7:5] */
  2010. #define ARIZONA_HP_HOLDTIME_SHIFT 5 /* HP_HOLDTIME - [7:5] */
  2011. #define ARIZONA_HP_HOLDTIME_WIDTH 3 /* HP_HOLDTIME - [7:5] */
  2012. #define ARIZONA_HP_CLK_DIV_MASK 0x0018 /* HP_CLK_DIV - [4:3] */
  2013. #define ARIZONA_HP_CLK_DIV_SHIFT 3 /* HP_CLK_DIV - [4:3] */
  2014. #define ARIZONA_HP_CLK_DIV_WIDTH 2 /* HP_CLK_DIV - [4:3] */
  2015. #define ARIZONA_HP_IDAC_STEER 0x0004 /* HP_IDAC_STEER */
  2016. #define ARIZONA_HP_IDAC_STEER_MASK 0x0004 /* HP_IDAC_STEER */
  2017. #define ARIZONA_HP_IDAC_STEER_SHIFT 2 /* HP_IDAC_STEER */
  2018. #define ARIZONA_HP_IDAC_STEER_WIDTH 1 /* HP_IDAC_STEER */
  2019. #define ARIZONA_HP_RATE 0x0002 /* HP_RATE */
  2020. #define ARIZONA_HP_RATE_MASK 0x0002 /* HP_RATE */
  2021. #define ARIZONA_HP_RATE_SHIFT 1 /* HP_RATE */
  2022. #define ARIZONA_HP_RATE_WIDTH 1 /* HP_RATE */
  2023. #define ARIZONA_HP_POLL 0x0001 /* HP_POLL */
  2024. #define ARIZONA_HP_POLL_MASK 0x0001 /* HP_POLL */
  2025. #define ARIZONA_HP_POLL_SHIFT 0 /* HP_POLL */
  2026. #define ARIZONA_HP_POLL_WIDTH 1 /* HP_POLL */
  2027. /*
  2028. * R668 (0x29C) - Headphone Detect 2
  2029. */
  2030. #define ARIZONA_HP_DONE 0x0080 /* HP_DONE */
  2031. #define ARIZONA_HP_DONE_MASK 0x0080 /* HP_DONE */
  2032. #define ARIZONA_HP_DONE_SHIFT 7 /* HP_DONE */
  2033. #define ARIZONA_HP_DONE_WIDTH 1 /* HP_DONE */
  2034. #define ARIZONA_HP_LVL_MASK 0x007F /* HP_LVL - [6:0] */
  2035. #define ARIZONA_HP_LVL_SHIFT 0 /* HP_LVL - [6:0] */
  2036. #define ARIZONA_HP_LVL_WIDTH 7 /* HP_LVL - [6:0] */
  2037. #define ARIZONA_HP_DONE_B 0x8000 /* HP_DONE */
  2038. #define ARIZONA_HP_DONE_B_MASK 0x8000 /* HP_DONE */
  2039. #define ARIZONA_HP_DONE_B_SHIFT 15 /* HP_DONE */
  2040. #define ARIZONA_HP_DONE_B_WIDTH 1 /* HP_DONE */
  2041. #define ARIZONA_HP_LVL_B_MASK 0x7FFF /* HP_LVL - [14:0] */
  2042. #define ARIZONA_HP_LVL_B_SHIFT 0 /* HP_LVL - [14:0] */
  2043. #define ARIZONA_HP_LVL_B_WIDTH 15 /* HP_LVL - [14:0] */
  2044. /*
  2045. * R674 (0x2A2) - MICD clamp control
  2046. */
  2047. #define ARIZONA_MICD_CLAMP_MODE_MASK 0x000F /* MICD_CLAMP_MODE - [3:0] */
  2048. #define ARIZONA_MICD_CLAMP_MODE_SHIFT 0 /* MICD_CLAMP_MODE - [3:0] */
  2049. #define ARIZONA_MICD_CLAMP_MODE_WIDTH 4 /* MICD_CLAMP_MODE - [3:0] */
  2050. /*
  2051. * R675 (0x2A3) - Mic Detect 1
  2052. */
  2053. #define ARIZONA_MICD_BIAS_STARTTIME_MASK 0xF000 /* MICD_BIAS_STARTTIME - [15:12] */
  2054. #define ARIZONA_MICD_BIAS_STARTTIME_SHIFT 12 /* MICD_BIAS_STARTTIME - [15:12] */
  2055. #define ARIZONA_MICD_BIAS_STARTTIME_WIDTH 4 /* MICD_BIAS_STARTTIME - [15:12] */
  2056. #define ARIZONA_MICD_RATE_MASK 0x0F00 /* MICD_RATE - [11:8] */
  2057. #define ARIZONA_MICD_RATE_SHIFT 8 /* MICD_RATE - [11:8] */
  2058. #define ARIZONA_MICD_RATE_WIDTH 4 /* MICD_RATE - [11:8] */
  2059. #define ARIZONA_MICD_BIAS_SRC_MASK 0x0030 /* MICD_BIAS_SRC - [5:4] */
  2060. #define ARIZONA_MICD_BIAS_SRC_SHIFT 4 /* MICD_BIAS_SRC - [5:4] */
  2061. #define ARIZONA_MICD_BIAS_SRC_WIDTH 2 /* MICD_BIAS_SRC - [5:4] */
  2062. #define ARIZONA_MICD_DBTIME 0x0002 /* MICD_DBTIME */
  2063. #define ARIZONA_MICD_DBTIME_MASK 0x0002 /* MICD_DBTIME */
  2064. #define ARIZONA_MICD_DBTIME_SHIFT 1 /* MICD_DBTIME */
  2065. #define ARIZONA_MICD_DBTIME_WIDTH 1 /* MICD_DBTIME */
  2066. #define ARIZONA_MICD_ENA 0x0001 /* MICD_ENA */
  2067. #define ARIZONA_MICD_ENA_MASK 0x0001 /* MICD_ENA */
  2068. #define ARIZONA_MICD_ENA_SHIFT 0 /* MICD_ENA */
  2069. #define ARIZONA_MICD_ENA_WIDTH 1 /* MICD_ENA */
  2070. /*
  2071. * R676 (0x2A4) - Mic Detect 2
  2072. */
  2073. #define ARIZONA_MICD_LVL_SEL_MASK 0x00FF /* MICD_LVL_SEL - [7:0] */
  2074. #define ARIZONA_MICD_LVL_SEL_SHIFT 0 /* MICD_LVL_SEL - [7:0] */
  2075. #define ARIZONA_MICD_LVL_SEL_WIDTH 8 /* MICD_LVL_SEL - [7:0] */
  2076. /*
  2077. * R677 (0x2A5) - Mic Detect 3
  2078. */
  2079. #define ARIZONA_MICD_LVL_MASK 0x07FC /* MICD_LVL - [10:2] */
  2080. #define ARIZONA_MICD_LVL_SHIFT 2 /* MICD_LVL - [10:2] */
  2081. #define ARIZONA_MICD_LVL_WIDTH 9 /* MICD_LVL - [10:2] */
  2082. #define ARIZONA_MICD_VALID 0x0002 /* MICD_VALID */
  2083. #define ARIZONA_MICD_VALID_MASK 0x0002 /* MICD_VALID */
  2084. #define ARIZONA_MICD_VALID_SHIFT 1 /* MICD_VALID */
  2085. #define ARIZONA_MICD_VALID_WIDTH 1 /* MICD_VALID */
  2086. #define ARIZONA_MICD_STS 0x0001 /* MICD_STS */
  2087. #define ARIZONA_MICD_STS_MASK 0x0001 /* MICD_STS */
  2088. #define ARIZONA_MICD_STS_SHIFT 0 /* MICD_STS */
  2089. #define ARIZONA_MICD_STS_WIDTH 1 /* MICD_STS */
  2090. /*
  2091. * R707 (0x2C3) - Mic noise mix control 1
  2092. */
  2093. #define ARIZONA_MICMUTE_RATE_MASK 0x7800 /* MICMUTE_RATE - [14:11] */
  2094. #define ARIZONA_MICMUTE_RATE_SHIFT 11 /* MICMUTE_RATE - [14:11] */
  2095. #define ARIZONA_MICMUTE_RATE_WIDTH 4 /* MICMUTE_RATE - [14:11] */
  2096. #define ARIZONA_MICMUTE_MIX_ENA 0x0040 /* MICMUTE_MIX_ENA */
  2097. #define ARIZONA_MICMUTE_MIX_ENA_MASK 0x0040 /* MICMUTE_MIX_ENA */
  2098. #define ARIZONA_MICMUTE_MIX_ENA_SHIFT 6 /* MICMUTE_MIX_ENA */
  2099. #define ARIZONA_MICMUTE_MIX_ENA_WIDTH 1 /* MICMUTE_MIX_ENA */
  2100. /*
  2101. * R715 (0x2CB) - Isolation control
  2102. */
  2103. #define ARIZONA_ISOLATE_DCVDD1 0x0001 /* ISOLATE_DCVDD1 */
  2104. #define ARIZONA_ISOLATE_DCVDD1_MASK 0x0001 /* ISOLATE_DCVDD1 */
  2105. #define ARIZONA_ISOLATE_DCVDD1_SHIFT 0 /* ISOLATE_DCVDD1 */
  2106. #define ARIZONA_ISOLATE_DCVDD1_WIDTH 1 /* ISOLATE_DCVDD1 */
  2107. /*
  2108. * R723 (0x2D3) - Jack detect analogue
  2109. */
  2110. #define ARIZONA_JD2_ENA 0x0002 /* JD2_ENA */
  2111. #define ARIZONA_JD2_ENA_MASK 0x0002 /* JD2_ENA */
  2112. #define ARIZONA_JD2_ENA_SHIFT 1 /* JD2_ENA */
  2113. #define ARIZONA_JD2_ENA_WIDTH 1 /* JD2_ENA */
  2114. #define ARIZONA_JD1_ENA 0x0001 /* JD1_ENA */
  2115. #define ARIZONA_JD1_ENA_MASK 0x0001 /* JD1_ENA */
  2116. #define ARIZONA_JD1_ENA_SHIFT 0 /* JD1_ENA */
  2117. #define ARIZONA_JD1_ENA_WIDTH 1 /* JD1_ENA */
  2118. /*
  2119. * R768 (0x300) - Input Enables
  2120. */
  2121. #define ARIZONA_IN4L_ENA 0x0080 /* IN4L_ENA */
  2122. #define ARIZONA_IN4L_ENA_MASK 0x0080 /* IN4L_ENA */
  2123. #define ARIZONA_IN4L_ENA_SHIFT 7 /* IN4L_ENA */
  2124. #define ARIZONA_IN4L_ENA_WIDTH 1 /* IN4L_ENA */
  2125. #define ARIZONA_IN4R_ENA 0x0040 /* IN4R_ENA */
  2126. #define ARIZONA_IN4R_ENA_MASK 0x0040 /* IN4R_ENA */
  2127. #define ARIZONA_IN4R_ENA_SHIFT 6 /* IN4R_ENA */
  2128. #define ARIZONA_IN4R_ENA_WIDTH 1 /* IN4R_ENA */
  2129. #define ARIZONA_IN3L_ENA 0x0020 /* IN3L_ENA */
  2130. #define ARIZONA_IN3L_ENA_MASK 0x0020 /* IN3L_ENA */
  2131. #define ARIZONA_IN3L_ENA_SHIFT 5 /* IN3L_ENA */
  2132. #define ARIZONA_IN3L_ENA_WIDTH 1 /* IN3L_ENA */
  2133. #define ARIZONA_IN3R_ENA 0x0010 /* IN3R_ENA */
  2134. #define ARIZONA_IN3R_ENA_MASK 0x0010 /* IN3R_ENA */
  2135. #define ARIZONA_IN3R_ENA_SHIFT 4 /* IN3R_ENA */
  2136. #define ARIZONA_IN3R_ENA_WIDTH 1 /* IN3R_ENA */
  2137. #define ARIZONA_IN2L_ENA 0x0008 /* IN2L_ENA */
  2138. #define ARIZONA_IN2L_ENA_MASK 0x0008 /* IN2L_ENA */
  2139. #define ARIZONA_IN2L_ENA_SHIFT 3 /* IN2L_ENA */
  2140. #define ARIZONA_IN2L_ENA_WIDTH 1 /* IN2L_ENA */
  2141. #define ARIZONA_IN2R_ENA 0x0004 /* IN2R_ENA */
  2142. #define ARIZONA_IN2R_ENA_MASK 0x0004 /* IN2R_ENA */
  2143. #define ARIZONA_IN2R_ENA_SHIFT 2 /* IN2R_ENA */
  2144. #define ARIZONA_IN2R_ENA_WIDTH 1 /* IN2R_ENA */
  2145. #define ARIZONA_IN1L_ENA 0x0002 /* IN1L_ENA */
  2146. #define ARIZONA_IN1L_ENA_MASK 0x0002 /* IN1L_ENA */
  2147. #define ARIZONA_IN1L_ENA_SHIFT 1 /* IN1L_ENA */
  2148. #define ARIZONA_IN1L_ENA_WIDTH 1 /* IN1L_ENA */
  2149. #define ARIZONA_IN1R_ENA 0x0001 /* IN1R_ENA */
  2150. #define ARIZONA_IN1R_ENA_MASK 0x0001 /* IN1R_ENA */
  2151. #define ARIZONA_IN1R_ENA_SHIFT 0 /* IN1R_ENA */
  2152. #define ARIZONA_IN1R_ENA_WIDTH 1 /* IN1R_ENA */
  2153. /*
  2154. * R776 (0x308) - Input Rate
  2155. */
  2156. #define ARIZONA_IN_RATE_MASK 0x7800 /* IN_RATE - [14:11] */
  2157. #define ARIZONA_IN_RATE_SHIFT 11 /* IN_RATE - [14:11] */
  2158. #define ARIZONA_IN_RATE_WIDTH 4 /* IN_RATE - [14:11] */
  2159. /*
  2160. * R777 (0x309) - Input Volume Ramp
  2161. */
  2162. #define ARIZONA_IN_VD_RAMP_MASK 0x0070 /* IN_VD_RAMP - [6:4] */
  2163. #define ARIZONA_IN_VD_RAMP_SHIFT 4 /* IN_VD_RAMP - [6:4] */
  2164. #define ARIZONA_IN_VD_RAMP_WIDTH 3 /* IN_VD_RAMP - [6:4] */
  2165. #define ARIZONA_IN_VI_RAMP_MASK 0x0007 /* IN_VI_RAMP - [2:0] */
  2166. #define ARIZONA_IN_VI_RAMP_SHIFT 0 /* IN_VI_RAMP - [2:0] */
  2167. #define ARIZONA_IN_VI_RAMP_WIDTH 3 /* IN_VI_RAMP - [2:0] */
  2168. /*
  2169. * R784 (0x310) - IN1L Control
  2170. */
  2171. #define ARIZONA_IN1_OSR_MASK 0x6000 /* IN1_OSR - [14:13] */
  2172. #define ARIZONA_IN1_OSR_SHIFT 13 /* IN1_OSR - [14:13] */
  2173. #define ARIZONA_IN1_OSR_WIDTH 2 /* IN1_OSR - [14:13] */
  2174. #define ARIZONA_IN1_DMIC_SUP_MASK 0x1800 /* IN1_DMIC_SUP - [12:11] */
  2175. #define ARIZONA_IN1_DMIC_SUP_SHIFT 11 /* IN1_DMIC_SUP - [12:11] */
  2176. #define ARIZONA_IN1_DMIC_SUP_WIDTH 2 /* IN1_DMIC_SUP - [12:11] */
  2177. #define ARIZONA_IN1_MODE_MASK 0x0600 /* IN1_MODE - [10:9] */
  2178. #define ARIZONA_IN1_MODE_SHIFT 9 /* IN1_MODE - [10:9] */
  2179. #define ARIZONA_IN1_MODE_WIDTH 2 /* IN1_MODE - [10:9] */
  2180. #define ARIZONA_IN1L_PGA_VOL_MASK 0x00FE /* IN1L_PGA_VOL - [7:1] */
  2181. #define ARIZONA_IN1L_PGA_VOL_SHIFT 1 /* IN1L_PGA_VOL - [7:1] */
  2182. #define ARIZONA_IN1L_PGA_VOL_WIDTH 7 /* IN1L_PGA_VOL - [7:1] */
  2183. /*
  2184. * R785 (0x311) - ADC Digital Volume 1L
  2185. */
  2186. #define ARIZONA_IN_VU 0x0200 /* IN_VU */
  2187. #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
  2188. #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
  2189. #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
  2190. #define ARIZONA_IN1L_MUTE 0x0100 /* IN1L_MUTE */
  2191. #define ARIZONA_IN1L_MUTE_MASK 0x0100 /* IN1L_MUTE */
  2192. #define ARIZONA_IN1L_MUTE_SHIFT 8 /* IN1L_MUTE */
  2193. #define ARIZONA_IN1L_MUTE_WIDTH 1 /* IN1L_MUTE */
  2194. #define ARIZONA_IN1L_DIG_VOL_MASK 0x00FF /* IN1L_DIG_VOL - [7:0] */
  2195. #define ARIZONA_IN1L_DIG_VOL_SHIFT 0 /* IN1L_DIG_VOL - [7:0] */
  2196. #define ARIZONA_IN1L_DIG_VOL_WIDTH 8 /* IN1L_DIG_VOL - [7:0] */
  2197. /*
  2198. * R786 (0x312) - DMIC1L Control
  2199. */
  2200. #define ARIZONA_IN1_DMICL_DLY_MASK 0x003F /* IN1_DMICL_DLY - [5:0] */
  2201. #define ARIZONA_IN1_DMICL_DLY_SHIFT 0 /* IN1_DMICL_DLY - [5:0] */
  2202. #define ARIZONA_IN1_DMICL_DLY_WIDTH 6 /* IN1_DMICL_DLY - [5:0] */
  2203. /*
  2204. * R788 (0x314) - IN1R Control
  2205. */
  2206. #define ARIZONA_IN1R_PGA_VOL_MASK 0x00FE /* IN1R_PGA_VOL - [7:1] */
  2207. #define ARIZONA_IN1R_PGA_VOL_SHIFT 1 /* IN1R_PGA_VOL - [7:1] */
  2208. #define ARIZONA_IN1R_PGA_VOL_WIDTH 7 /* IN1R_PGA_VOL - [7:1] */
  2209. /*
  2210. * R789 (0x315) - ADC Digital Volume 1R
  2211. */
  2212. #define ARIZONA_IN_VU 0x0200 /* IN_VU */
  2213. #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
  2214. #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
  2215. #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
  2216. #define ARIZONA_IN1R_MUTE 0x0100 /* IN1R_MUTE */
  2217. #define ARIZONA_IN1R_MUTE_MASK 0x0100 /* IN1R_MUTE */
  2218. #define ARIZONA_IN1R_MUTE_SHIFT 8 /* IN1R_MUTE */
  2219. #define ARIZONA_IN1R_MUTE_WIDTH 1 /* IN1R_MUTE */
  2220. #define ARIZONA_IN1R_DIG_VOL_MASK 0x00FF /* IN1R_DIG_VOL - [7:0] */
  2221. #define ARIZONA_IN1R_DIG_VOL_SHIFT 0 /* IN1R_DIG_VOL - [7:0] */
  2222. #define ARIZONA_IN1R_DIG_VOL_WIDTH 8 /* IN1R_DIG_VOL - [7:0] */
  2223. /*
  2224. * R790 (0x316) - DMIC1R Control
  2225. */
  2226. #define ARIZONA_IN1_DMICR_DLY_MASK 0x003F /* IN1_DMICR_DLY - [5:0] */
  2227. #define ARIZONA_IN1_DMICR_DLY_SHIFT 0 /* IN1_DMICR_DLY - [5:0] */
  2228. #define ARIZONA_IN1_DMICR_DLY_WIDTH 6 /* IN1_DMICR_DLY - [5:0] */
  2229. /*
  2230. * R792 (0x318) - IN2L Control
  2231. */
  2232. #define ARIZONA_IN2_OSR_MASK 0x6000 /* IN2_OSR - [14:13] */
  2233. #define ARIZONA_IN2_OSR_SHIFT 13 /* IN2_OSR - [14:13] */
  2234. #define ARIZONA_IN2_OSR_WIDTH 2 /* IN2_OSR - [14:13] */
  2235. #define ARIZONA_IN2_DMIC_SUP_MASK 0x1800 /* IN2_DMIC_SUP - [12:11] */
  2236. #define ARIZONA_IN2_DMIC_SUP_SHIFT 11 /* IN2_DMIC_SUP - [12:11] */
  2237. #define ARIZONA_IN2_DMIC_SUP_WIDTH 2 /* IN2_DMIC_SUP - [12:11] */
  2238. #define ARIZONA_IN2_MODE_MASK 0x0600 /* IN2_MODE - [10:9] */
  2239. #define ARIZONA_IN2_MODE_SHIFT 9 /* IN2_MODE - [10:9] */
  2240. #define ARIZONA_IN2_MODE_WIDTH 2 /* IN2_MODE - [10:9] */
  2241. #define ARIZONA_IN2L_PGA_VOL_MASK 0x00FE /* IN2L_PGA_VOL - [7:1] */
  2242. #define ARIZONA_IN2L_PGA_VOL_SHIFT 1 /* IN2L_PGA_VOL - [7:1] */
  2243. #define ARIZONA_IN2L_PGA_VOL_WIDTH 7 /* IN2L_PGA_VOL - [7:1] */
  2244. /*
  2245. * R793 (0x319) - ADC Digital Volume 2L
  2246. */
  2247. #define ARIZONA_IN_VU 0x0200 /* IN_VU */
  2248. #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
  2249. #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
  2250. #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
  2251. #define ARIZONA_IN2L_MUTE 0x0100 /* IN2L_MUTE */
  2252. #define ARIZONA_IN2L_MUTE_MASK 0x0100 /* IN2L_MUTE */
  2253. #define ARIZONA_IN2L_MUTE_SHIFT 8 /* IN2L_MUTE */
  2254. #define ARIZONA_IN2L_MUTE_WIDTH 1 /* IN2L_MUTE */
  2255. #define ARIZONA_IN2L_DIG_VOL_MASK 0x00FF /* IN2L_DIG_VOL - [7:0] */
  2256. #define ARIZONA_IN2L_DIG_VOL_SHIFT 0 /* IN2L_DIG_VOL - [7:0] */
  2257. #define ARIZONA_IN2L_DIG_VOL_WIDTH 8 /* IN2L_DIG_VOL - [7:0] */
  2258. /*
  2259. * R794 (0x31A) - DMIC2L Control
  2260. */
  2261. #define ARIZONA_IN2_DMICL_DLY_MASK 0x003F /* IN2_DMICL_DLY - [5:0] */
  2262. #define ARIZONA_IN2_DMICL_DLY_SHIFT 0 /* IN2_DMICL_DLY - [5:0] */
  2263. #define ARIZONA_IN2_DMICL_DLY_WIDTH 6 /* IN2_DMICL_DLY - [5:0] */
  2264. /*
  2265. * R796 (0x31C) - IN2R Control
  2266. */
  2267. #define ARIZONA_IN2R_PGA_VOL_MASK 0x00FE /* IN2R_PGA_VOL - [7:1] */
  2268. #define ARIZONA_IN2R_PGA_VOL_SHIFT 1 /* IN2R_PGA_VOL - [7:1] */
  2269. #define ARIZONA_IN2R_PGA_VOL_WIDTH 7 /* IN2R_PGA_VOL - [7:1] */
  2270. /*
  2271. * R797 (0x31D) - ADC Digital Volume 2R
  2272. */
  2273. #define ARIZONA_IN_VU 0x0200 /* IN_VU */
  2274. #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
  2275. #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
  2276. #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
  2277. #define ARIZONA_IN2R_MUTE 0x0100 /* IN2R_MUTE */
  2278. #define ARIZONA_IN2R_MUTE_MASK 0x0100 /* IN2R_MUTE */
  2279. #define ARIZONA_IN2R_MUTE_SHIFT 8 /* IN2R_MUTE */
  2280. #define ARIZONA_IN2R_MUTE_WIDTH 1 /* IN2R_MUTE */
  2281. #define ARIZONA_IN2R_DIG_VOL_MASK 0x00FF /* IN2R_DIG_VOL - [7:0] */
  2282. #define ARIZONA_IN2R_DIG_VOL_SHIFT 0 /* IN2R_DIG_VOL - [7:0] */
  2283. #define ARIZONA_IN2R_DIG_VOL_WIDTH 8 /* IN2R_DIG_VOL - [7:0] */
  2284. /*
  2285. * R798 (0x31E) - DMIC2R Control
  2286. */
  2287. #define ARIZONA_IN2_DMICR_DLY_MASK 0x003F /* IN2_DMICR_DLY - [5:0] */
  2288. #define ARIZONA_IN2_DMICR_DLY_SHIFT 0 /* IN2_DMICR_DLY - [5:0] */
  2289. #define ARIZONA_IN2_DMICR_DLY_WIDTH 6 /* IN2_DMICR_DLY - [5:0] */
  2290. /*
  2291. * R800 (0x320) - IN3L Control
  2292. */
  2293. #define ARIZONA_IN3_OSR_MASK 0x6000 /* IN3_OSR - [14:13] */
  2294. #define ARIZONA_IN3_OSR_SHIFT 13 /* IN3_OSR - [14:13] */
  2295. #define ARIZONA_IN3_OSR_WIDTH 2 /* IN3_OSR - [14:13] */
  2296. #define ARIZONA_IN3_DMIC_SUP_MASK 0x1800 /* IN3_DMIC_SUP - [12:11] */
  2297. #define ARIZONA_IN3_DMIC_SUP_SHIFT 11 /* IN3_DMIC_SUP - [12:11] */
  2298. #define ARIZONA_IN3_DMIC_SUP_WIDTH 2 /* IN3_DMIC_SUP - [12:11] */
  2299. #define ARIZONA_IN3_MODE_MASK 0x0600 /* IN3_MODE - [10:9] */
  2300. #define ARIZONA_IN3_MODE_SHIFT 9 /* IN3_MODE - [10:9] */
  2301. #define ARIZONA_IN3_MODE_WIDTH 2 /* IN3_MODE - [10:9] */
  2302. #define ARIZONA_IN3L_PGA_VOL_MASK 0x00FE /* IN3L_PGA_VOL - [7:1] */
  2303. #define ARIZONA_IN3L_PGA_VOL_SHIFT 1 /* IN3L_PGA_VOL - [7:1] */
  2304. #define ARIZONA_IN3L_PGA_VOL_WIDTH 7 /* IN3L_PGA_VOL - [7:1] */
  2305. /*
  2306. * R801 (0x321) - ADC Digital Volume 3L
  2307. */
  2308. #define ARIZONA_IN_VU 0x0200 /* IN_VU */
  2309. #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
  2310. #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
  2311. #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
  2312. #define ARIZONA_IN3L_MUTE 0x0100 /* IN3L_MUTE */
  2313. #define ARIZONA_IN3L_MUTE_MASK 0x0100 /* IN3L_MUTE */
  2314. #define ARIZONA_IN3L_MUTE_SHIFT 8 /* IN3L_MUTE */
  2315. #define ARIZONA_IN3L_MUTE_WIDTH 1 /* IN3L_MUTE */
  2316. #define ARIZONA_IN3L_DIG_VOL_MASK 0x00FF /* IN3L_DIG_VOL - [7:0] */
  2317. #define ARIZONA_IN3L_DIG_VOL_SHIFT 0 /* IN3L_DIG_VOL - [7:0] */
  2318. #define ARIZONA_IN3L_DIG_VOL_WIDTH 8 /* IN3L_DIG_VOL - [7:0] */
  2319. /*
  2320. * R802 (0x322) - DMIC3L Control
  2321. */
  2322. #define ARIZONA_IN3_DMICL_DLY_MASK 0x003F /* IN3_DMICL_DLY - [5:0] */
  2323. #define ARIZONA_IN3_DMICL_DLY_SHIFT 0 /* IN3_DMICL_DLY - [5:0] */
  2324. #define ARIZONA_IN3_DMICL_DLY_WIDTH 6 /* IN3_DMICL_DLY - [5:0] */
  2325. /*
  2326. * R804 (0x324) - IN3R Control
  2327. */
  2328. #define ARIZONA_IN3R_PGA_VOL_MASK 0x00FE /* IN3R_PGA_VOL - [7:1] */
  2329. #define ARIZONA_IN3R_PGA_VOL_SHIFT 1 /* IN3R_PGA_VOL - [7:1] */
  2330. #define ARIZONA_IN3R_PGA_VOL_WIDTH 7 /* IN3R_PGA_VOL - [7:1] */
  2331. /*
  2332. * R805 (0x325) - ADC Digital Volume 3R
  2333. */
  2334. #define ARIZONA_IN_VU 0x0200 /* IN_VU */
  2335. #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
  2336. #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
  2337. #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
  2338. #define ARIZONA_IN3R_MUTE 0x0100 /* IN3R_MUTE */
  2339. #define ARIZONA_IN3R_MUTE_MASK 0x0100 /* IN3R_MUTE */
  2340. #define ARIZONA_IN3R_MUTE_SHIFT 8 /* IN3R_MUTE */
  2341. #define ARIZONA_IN3R_MUTE_WIDTH 1 /* IN3R_MUTE */
  2342. #define ARIZONA_IN3R_DIG_VOL_MASK 0x00FF /* IN3R_DIG_VOL - [7:0] */
  2343. #define ARIZONA_IN3R_DIG_VOL_SHIFT 0 /* IN3R_DIG_VOL - [7:0] */
  2344. #define ARIZONA_IN3R_DIG_VOL_WIDTH 8 /* IN3R_DIG_VOL - [7:0] */
  2345. /*
  2346. * R806 (0x326) - DMIC3R Control
  2347. */
  2348. #define ARIZONA_IN3_DMICR_DLY_MASK 0x003F /* IN3_DMICR_DLY - [5:0] */
  2349. #define ARIZONA_IN3_DMICR_DLY_SHIFT 0 /* IN3_DMICR_DLY - [5:0] */
  2350. #define ARIZONA_IN3_DMICR_DLY_WIDTH 6 /* IN3_DMICR_DLY - [5:0] */
  2351. /*
  2352. * R808 (0x328) - IN4 Control
  2353. */
  2354. #define ARIZONA_IN4_OSR_MASK 0x6000 /* IN4_OSR - [14:13] */
  2355. #define ARIZONA_IN4_OSR_SHIFT 13 /* IN4_OSR - [14:13] */
  2356. #define ARIZONA_IN4_OSR_WIDTH 2 /* IN4_OSR - [14:13] */
  2357. #define ARIZONA_IN4_DMIC_SUP_MASK 0x1800 /* IN4_DMIC_SUP - [12:11] */
  2358. #define ARIZONA_IN4_DMIC_SUP_SHIFT 11 /* IN4_DMIC_SUP - [12:11] */
  2359. #define ARIZONA_IN4_DMIC_SUP_WIDTH 2 /* IN4_DMIC_SUP - [12:11] */
  2360. /*
  2361. * R809 (0x329) - ADC Digital Volume 4L
  2362. */
  2363. #define ARIZONA_IN_VU 0x0200 /* IN_VU */
  2364. #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
  2365. #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
  2366. #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
  2367. #define ARIZONA_IN4L_MUTE 0x0100 /* IN4L_MUTE */
  2368. #define ARIZONA_IN4L_MUTE_MASK 0x0100 /* IN4L_MUTE */
  2369. #define ARIZONA_IN4L_MUTE_SHIFT 8 /* IN4L_MUTE */
  2370. #define ARIZONA_IN4L_MUTE_WIDTH 1 /* IN4L_MUTE */
  2371. #define ARIZONA_IN4L_DIG_VOL_MASK 0x00FF /* IN4L_DIG_VOL - [7:0] */
  2372. #define ARIZONA_IN4L_DIG_VOL_SHIFT 0 /* IN4L_DIG_VOL - [7:0] */
  2373. #define ARIZONA_IN4L_DIG_VOL_WIDTH 8 /* IN4L_DIG_VOL - [7:0] */
  2374. /*
  2375. * R810 (0x32A) - DMIC4L Control
  2376. */
  2377. #define ARIZONA_IN4L_DMIC_DLY_MASK 0x003F /* IN4L_DMIC_DLY - [5:0] */
  2378. #define ARIZONA_IN4L_DMIC_DLY_SHIFT 0 /* IN4L_DMIC_DLY - [5:0] */
  2379. #define ARIZONA_IN4L_DMIC_DLY_WIDTH 6 /* IN4L_DMIC_DLY - [5:0] */
  2380. /*
  2381. * R813 (0x32D) - ADC Digital Volume 4R
  2382. */
  2383. #define ARIZONA_IN_VU 0x0200 /* IN_VU */
  2384. #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
  2385. #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
  2386. #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
  2387. #define ARIZONA_IN4R_MUTE 0x0100 /* IN4R_MUTE */
  2388. #define ARIZONA_IN4R_MUTE_MASK 0x0100 /* IN4R_MUTE */
  2389. #define ARIZONA_IN4R_MUTE_SHIFT 8 /* IN4R_MUTE */
  2390. #define ARIZONA_IN4R_MUTE_WIDTH 1 /* IN4R_MUTE */
  2391. #define ARIZONA_IN4R_DIG_VOL_MASK 0x00FF /* IN4R_DIG_VOL - [7:0] */
  2392. #define ARIZONA_IN4R_DIG_VOL_SHIFT 0 /* IN4R_DIG_VOL - [7:0] */
  2393. #define ARIZONA_IN4R_DIG_VOL_WIDTH 8 /* IN4R_DIG_VOL - [7:0] */
  2394. /*
  2395. * R814 (0x32E) - DMIC4R Control
  2396. */
  2397. #define ARIZONA_IN4R_DMIC_DLY_MASK 0x003F /* IN4R_DMIC_DLY - [5:0] */
  2398. #define ARIZONA_IN4R_DMIC_DLY_SHIFT 0 /* IN4R_DMIC_DLY - [5:0] */
  2399. #define ARIZONA_IN4R_DMIC_DLY_WIDTH 6 /* IN4R_DMIC_DLY - [5:0] */
  2400. /*
  2401. * R1024 (0x400) - Output Enables 1
  2402. */
  2403. #define ARIZONA_OUT6L_ENA 0x0800 /* OUT6L_ENA */
  2404. #define ARIZONA_OUT6L_ENA_MASK 0x0800 /* OUT6L_ENA */
  2405. #define ARIZONA_OUT6L_ENA_SHIFT 11 /* OUT6L_ENA */
  2406. #define ARIZONA_OUT6L_ENA_WIDTH 1 /* OUT6L_ENA */
  2407. #define ARIZONA_OUT6R_ENA 0x0400 /* OUT6R_ENA */
  2408. #define ARIZONA_OUT6R_ENA_MASK 0x0400 /* OUT6R_ENA */
  2409. #define ARIZONA_OUT6R_ENA_SHIFT 10 /* OUT6R_ENA */
  2410. #define ARIZONA_OUT6R_ENA_WIDTH 1 /* OUT6R_ENA */
  2411. #define ARIZONA_OUT5L_ENA 0x0200 /* OUT5L_ENA */
  2412. #define ARIZONA_OUT5L_ENA_MASK 0x0200 /* OUT5L_ENA */
  2413. #define ARIZONA_OUT5L_ENA_SHIFT 9 /* OUT5L_ENA */
  2414. #define ARIZONA_OUT5L_ENA_WIDTH 1 /* OUT5L_ENA */
  2415. #define ARIZONA_OUT5R_ENA 0x0100 /* OUT5R_ENA */
  2416. #define ARIZONA_OUT5R_ENA_MASK 0x0100 /* OUT5R_ENA */
  2417. #define ARIZONA_OUT5R_ENA_SHIFT 8 /* OUT5R_ENA */
  2418. #define ARIZONA_OUT5R_ENA_WIDTH 1 /* OUT5R_ENA */
  2419. #define ARIZONA_OUT4L_ENA 0x0080 /* OUT4L_ENA */
  2420. #define ARIZONA_OUT4L_ENA_MASK 0x0080 /* OUT4L_ENA */
  2421. #define ARIZONA_OUT4L_ENA_SHIFT 7 /* OUT4L_ENA */
  2422. #define ARIZONA_OUT4L_ENA_WIDTH 1 /* OUT4L_ENA */
  2423. #define ARIZONA_OUT4R_ENA 0x0040 /* OUT4R_ENA */
  2424. #define ARIZONA_OUT4R_ENA_MASK 0x0040 /* OUT4R_ENA */
  2425. #define ARIZONA_OUT4R_ENA_SHIFT 6 /* OUT4R_ENA */
  2426. #define ARIZONA_OUT4R_ENA_WIDTH 1 /* OUT4R_ENA */
  2427. #define ARIZONA_OUT3L_ENA 0x0020 /* OUT3L_ENA */
  2428. #define ARIZONA_OUT3L_ENA_MASK 0x0020 /* OUT3L_ENA */
  2429. #define ARIZONA_OUT3L_ENA_SHIFT 5 /* OUT3L_ENA */
  2430. #define ARIZONA_OUT3L_ENA_WIDTH 1 /* OUT3L_ENA */
  2431. #define ARIZONA_OUT3R_ENA 0x0010 /* OUT3R_ENA */
  2432. #define ARIZONA_OUT3R_ENA_MASK 0x0010 /* OUT3R_ENA */
  2433. #define ARIZONA_OUT3R_ENA_SHIFT 4 /* OUT3R_ENA */
  2434. #define ARIZONA_OUT3R_ENA_WIDTH 1 /* OUT3R_ENA */
  2435. #define ARIZONA_OUT2L_ENA 0x0008 /* OUT2L_ENA */
  2436. #define ARIZONA_OUT2L_ENA_MASK 0x0008 /* OUT2L_ENA */
  2437. #define ARIZONA_OUT2L_ENA_SHIFT 3 /* OUT2L_ENA */
  2438. #define ARIZONA_OUT2L_ENA_WIDTH 1 /* OUT2L_ENA */
  2439. #define ARIZONA_OUT2R_ENA 0x0004 /* OUT2R_ENA */
  2440. #define ARIZONA_OUT2R_ENA_MASK 0x0004 /* OUT2R_ENA */
  2441. #define ARIZONA_OUT2R_ENA_SHIFT 2 /* OUT2R_ENA */
  2442. #define ARIZONA_OUT2R_ENA_WIDTH 1 /* OUT2R_ENA */
  2443. #define ARIZONA_OUT1L_ENA 0x0002 /* OUT1L_ENA */
  2444. #define ARIZONA_OUT1L_ENA_MASK 0x0002 /* OUT1L_ENA */
  2445. #define ARIZONA_OUT1L_ENA_SHIFT 1 /* OUT1L_ENA */
  2446. #define ARIZONA_OUT1L_ENA_WIDTH 1 /* OUT1L_ENA */
  2447. #define ARIZONA_OUT1R_ENA 0x0001 /* OUT1R_ENA */
  2448. #define ARIZONA_OUT1R_ENA_MASK 0x0001 /* OUT1R_ENA */
  2449. #define ARIZONA_OUT1R_ENA_SHIFT 0 /* OUT1R_ENA */
  2450. #define ARIZONA_OUT1R_ENA_WIDTH 1 /* OUT1R_ENA */
  2451. /*
  2452. * R1025 (0x401) - Output Status 1
  2453. */
  2454. #define ARIZONA_OUT6L_ENA_STS 0x0800 /* OUT6L_ENA_STS */
  2455. #define ARIZONA_OUT6L_ENA_STS_MASK 0x0800 /* OUT6L_ENA_STS */
  2456. #define ARIZONA_OUT6L_ENA_STS_SHIFT 11 /* OUT6L_ENA_STS */
  2457. #define ARIZONA_OUT6L_ENA_STS_WIDTH 1 /* OUT6L_ENA_STS */
  2458. #define ARIZONA_OUT6R_ENA_STS 0x0400 /* OUT6R_ENA_STS */
  2459. #define ARIZONA_OUT6R_ENA_STS_MASK 0x0400 /* OUT6R_ENA_STS */
  2460. #define ARIZONA_OUT6R_ENA_STS_SHIFT 10 /* OUT6R_ENA_STS */
  2461. #define ARIZONA_OUT6R_ENA_STS_WIDTH 1 /* OUT6R_ENA_STS */
  2462. #define ARIZONA_OUT5L_ENA_STS 0x0200 /* OUT5L_ENA_STS */
  2463. #define ARIZONA_OUT5L_ENA_STS_MASK 0x0200 /* OUT5L_ENA_STS */
  2464. #define ARIZONA_OUT5L_ENA_STS_SHIFT 9 /* OUT5L_ENA_STS */
  2465. #define ARIZONA_OUT5L_ENA_STS_WIDTH 1 /* OUT5L_ENA_STS */
  2466. #define ARIZONA_OUT5R_ENA_STS 0x0100 /* OUT5R_ENA_STS */
  2467. #define ARIZONA_OUT5R_ENA_STS_MASK 0x0100 /* OUT5R_ENA_STS */
  2468. #define ARIZONA_OUT5R_ENA_STS_SHIFT 8 /* OUT5R_ENA_STS */
  2469. #define ARIZONA_OUT5R_ENA_STS_WIDTH 1 /* OUT5R_ENA_STS */
  2470. #define ARIZONA_OUT4L_ENA_STS 0x0080 /* OUT4L_ENA_STS */
  2471. #define ARIZONA_OUT4L_ENA_STS_MASK 0x0080 /* OUT4L_ENA_STS */
  2472. #define ARIZONA_OUT4L_ENA_STS_SHIFT 7 /* OUT4L_ENA_STS */
  2473. #define ARIZONA_OUT4L_ENA_STS_WIDTH 1 /* OUT4L_ENA_STS */
  2474. #define ARIZONA_OUT4R_ENA_STS 0x0040 /* OUT4R_ENA_STS */
  2475. #define ARIZONA_OUT4R_ENA_STS_MASK 0x0040 /* OUT4R_ENA_STS */
  2476. #define ARIZONA_OUT4R_ENA_STS_SHIFT 6 /* OUT4R_ENA_STS */
  2477. #define ARIZONA_OUT4R_ENA_STS_WIDTH 1 /* OUT4R_ENA_STS */
  2478. /*
  2479. * R1032 (0x408) - Output Rate 1
  2480. */
  2481. #define ARIZONA_OUT_RATE_MASK 0x7800 /* OUT_RATE - [14:11] */
  2482. #define ARIZONA_OUT_RATE_SHIFT 11 /* OUT_RATE - [14:11] */
  2483. #define ARIZONA_OUT_RATE_WIDTH 4 /* OUT_RATE - [14:11] */
  2484. /*
  2485. * R1033 (0x409) - Output Volume Ramp
  2486. */
  2487. #define ARIZONA_OUT_VD_RAMP_MASK 0x0070 /* OUT_VD_RAMP - [6:4] */
  2488. #define ARIZONA_OUT_VD_RAMP_SHIFT 4 /* OUT_VD_RAMP - [6:4] */
  2489. #define ARIZONA_OUT_VD_RAMP_WIDTH 3 /* OUT_VD_RAMP - [6:4] */
  2490. #define ARIZONA_OUT_VI_RAMP_MASK 0x0007 /* OUT_VI_RAMP - [2:0] */
  2491. #define ARIZONA_OUT_VI_RAMP_SHIFT 0 /* OUT_VI_RAMP - [2:0] */
  2492. #define ARIZONA_OUT_VI_RAMP_WIDTH 3 /* OUT_VI_RAMP - [2:0] */
  2493. /*
  2494. * R1040 (0x410) - Output Path Config 1L
  2495. */
  2496. #define ARIZONA_OUT1_LP_MODE 0x8000 /* OUT1_LP_MODE */
  2497. #define ARIZONA_OUT1_LP_MODE_MASK 0x8000 /* OUT1_LP_MODE */
  2498. #define ARIZONA_OUT1_LP_MODE_SHIFT 15 /* OUT1_LP_MODE */
  2499. #define ARIZONA_OUT1_LP_MODE_WIDTH 1 /* OUT1_LP_MODE */
  2500. #define ARIZONA_OUT1_OSR 0x2000 /* OUT1_OSR */
  2501. #define ARIZONA_OUT1_OSR_MASK 0x2000 /* OUT1_OSR */
  2502. #define ARIZONA_OUT1_OSR_SHIFT 13 /* OUT1_OSR */
  2503. #define ARIZONA_OUT1_OSR_WIDTH 1 /* OUT1_OSR */
  2504. #define ARIZONA_OUT1_MONO 0x1000 /* OUT1_MONO */
  2505. #define ARIZONA_OUT1_MONO_MASK 0x1000 /* OUT1_MONO */
  2506. #define ARIZONA_OUT1_MONO_SHIFT 12 /* OUT1_MONO */
  2507. #define ARIZONA_OUT1_MONO_WIDTH 1 /* OUT1_MONO */
  2508. #define ARIZONA_OUT1L_ANC_SRC_MASK 0x0C00 /* OUT1L_ANC_SRC - [11:10] */
  2509. #define ARIZONA_OUT1L_ANC_SRC_SHIFT 10 /* OUT1L_ANC_SRC - [11:10] */
  2510. #define ARIZONA_OUT1L_ANC_SRC_WIDTH 2 /* OUT1L_ANC_SRC - [11:10] */
  2511. #define ARIZONA_OUT1L_PGA_VOL_MASK 0x00FE /* OUT1L_PGA_VOL - [7:1] */
  2512. #define ARIZONA_OUT1L_PGA_VOL_SHIFT 1 /* OUT1L_PGA_VOL - [7:1] */
  2513. #define ARIZONA_OUT1L_PGA_VOL_WIDTH 7 /* OUT1L_PGA_VOL - [7:1] */
  2514. /*
  2515. * R1041 (0x411) - DAC Digital Volume 1L
  2516. */
  2517. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2518. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2519. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2520. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2521. #define ARIZONA_OUT1L_MUTE 0x0100 /* OUT1L_MUTE */
  2522. #define ARIZONA_OUT1L_MUTE_MASK 0x0100 /* OUT1L_MUTE */
  2523. #define ARIZONA_OUT1L_MUTE_SHIFT 8 /* OUT1L_MUTE */
  2524. #define ARIZONA_OUT1L_MUTE_WIDTH 1 /* OUT1L_MUTE */
  2525. #define ARIZONA_OUT1L_VOL_MASK 0x00FF /* OUT1L_VOL - [7:0] */
  2526. #define ARIZONA_OUT1L_VOL_SHIFT 0 /* OUT1L_VOL - [7:0] */
  2527. #define ARIZONA_OUT1L_VOL_WIDTH 8 /* OUT1L_VOL - [7:0] */
  2528. /*
  2529. * R1042 (0x412) - DAC Volume Limit 1L
  2530. */
  2531. #define ARIZONA_OUT1L_VOL_LIM_MASK 0x00FF /* OUT1L_VOL_LIM - [7:0] */
  2532. #define ARIZONA_OUT1L_VOL_LIM_SHIFT 0 /* OUT1L_VOL_LIM - [7:0] */
  2533. #define ARIZONA_OUT1L_VOL_LIM_WIDTH 8 /* OUT1L_VOL_LIM - [7:0] */
  2534. /*
  2535. * R1043 (0x413) - Noise Gate Select 1L
  2536. */
  2537. #define ARIZONA_OUT1L_NGATE_SRC_MASK 0x0FFF /* OUT1L_NGATE_SRC - [11:0] */
  2538. #define ARIZONA_OUT1L_NGATE_SRC_SHIFT 0 /* OUT1L_NGATE_SRC - [11:0] */
  2539. #define ARIZONA_OUT1L_NGATE_SRC_WIDTH 12 /* OUT1L_NGATE_SRC - [11:0] */
  2540. /*
  2541. * R1044 (0x414) - Output Path Config 1R
  2542. */
  2543. #define ARIZONA_OUT1R_ANC_SRC_MASK 0x0C00 /* OUT1R_ANC_SRC - [11:10] */
  2544. #define ARIZONA_OUT1R_ANC_SRC_SHIFT 10 /* OUT1R_ANC_SRC - [11:10] */
  2545. #define ARIZONA_OUT1R_ANC_SRC_WIDTH 2 /* OUT1R_ANC_SRC - [11:10] */
  2546. #define ARIZONA_OUT1R_PGA_VOL_MASK 0x00FE /* OUT1R_PGA_VOL - [7:1] */
  2547. #define ARIZONA_OUT1R_PGA_VOL_SHIFT 1 /* OUT1R_PGA_VOL - [7:1] */
  2548. #define ARIZONA_OUT1R_PGA_VOL_WIDTH 7 /* OUT1R_PGA_VOL - [7:1] */
  2549. /*
  2550. * R1045 (0x415) - DAC Digital Volume 1R
  2551. */
  2552. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2553. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2554. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2555. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2556. #define ARIZONA_OUT1R_MUTE 0x0100 /* OUT1R_MUTE */
  2557. #define ARIZONA_OUT1R_MUTE_MASK 0x0100 /* OUT1R_MUTE */
  2558. #define ARIZONA_OUT1R_MUTE_SHIFT 8 /* OUT1R_MUTE */
  2559. #define ARIZONA_OUT1R_MUTE_WIDTH 1 /* OUT1R_MUTE */
  2560. #define ARIZONA_OUT1R_VOL_MASK 0x00FF /* OUT1R_VOL - [7:0] */
  2561. #define ARIZONA_OUT1R_VOL_SHIFT 0 /* OUT1R_VOL - [7:0] */
  2562. #define ARIZONA_OUT1R_VOL_WIDTH 8 /* OUT1R_VOL - [7:0] */
  2563. /*
  2564. * R1046 (0x416) - DAC Volume Limit 1R
  2565. */
  2566. #define ARIZONA_OUT1R_VOL_LIM_MASK 0x00FF /* OUT1R_VOL_LIM - [7:0] */
  2567. #define ARIZONA_OUT1R_VOL_LIM_SHIFT 0 /* OUT1R_VOL_LIM - [7:0] */
  2568. #define ARIZONA_OUT1R_VOL_LIM_WIDTH 8 /* OUT1R_VOL_LIM - [7:0] */
  2569. /*
  2570. * R1047 (0x417) - Noise Gate Select 1R
  2571. */
  2572. #define ARIZONA_OUT1R_NGATE_SRC_MASK 0x0FFF /* OUT1R_NGATE_SRC - [11:0] */
  2573. #define ARIZONA_OUT1R_NGATE_SRC_SHIFT 0 /* OUT1R_NGATE_SRC - [11:0] */
  2574. #define ARIZONA_OUT1R_NGATE_SRC_WIDTH 12 /* OUT1R_NGATE_SRC - [11:0] */
  2575. /*
  2576. * R1048 (0x418) - Output Path Config 2L
  2577. */
  2578. #define ARIZONA_OUT2_LP_MODE 0x8000 /* OUT2_LP_MODE */
  2579. #define ARIZONA_OUT2_LP_MODE_MASK 0x8000 /* OUT2_LP_MODE */
  2580. #define ARIZONA_OUT2_LP_MODE_SHIFT 15 /* OUT2_LP_MODE */
  2581. #define ARIZONA_OUT2_LP_MODE_WIDTH 1 /* OUT2_LP_MODE */
  2582. #define ARIZONA_OUT2_OSR 0x2000 /* OUT2_OSR */
  2583. #define ARIZONA_OUT2_OSR_MASK 0x2000 /* OUT2_OSR */
  2584. #define ARIZONA_OUT2_OSR_SHIFT 13 /* OUT2_OSR */
  2585. #define ARIZONA_OUT2_OSR_WIDTH 1 /* OUT2_OSR */
  2586. #define ARIZONA_OUT2_MONO 0x1000 /* OUT2_MONO */
  2587. #define ARIZONA_OUT2_MONO_MASK 0x1000 /* OUT2_MONO */
  2588. #define ARIZONA_OUT2_MONO_SHIFT 12 /* OUT2_MONO */
  2589. #define ARIZONA_OUT2_MONO_WIDTH 1 /* OUT2_MONO */
  2590. #define ARIZONA_OUT2L_ANC_SRC_MASK 0x0C00 /* OUT2L_ANC_SRC - [11:10] */
  2591. #define ARIZONA_OUT2L_ANC_SRC_SHIFT 10 /* OUT2L_ANC_SRC - [11:10] */
  2592. #define ARIZONA_OUT2L_ANC_SRC_WIDTH 2 /* OUT2L_ANC_SRC - [11:10] */
  2593. #define ARIZONA_OUT2L_PGA_VOL_MASK 0x00FE /* OUT2L_PGA_VOL - [7:1] */
  2594. #define ARIZONA_OUT2L_PGA_VOL_SHIFT 1 /* OUT2L_PGA_VOL - [7:1] */
  2595. #define ARIZONA_OUT2L_PGA_VOL_WIDTH 7 /* OUT2L_PGA_VOL - [7:1] */
  2596. /*
  2597. * R1049 (0x419) - DAC Digital Volume 2L
  2598. */
  2599. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2600. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2601. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2602. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2603. #define ARIZONA_OUT2L_MUTE 0x0100 /* OUT2L_MUTE */
  2604. #define ARIZONA_OUT2L_MUTE_MASK 0x0100 /* OUT2L_MUTE */
  2605. #define ARIZONA_OUT2L_MUTE_SHIFT 8 /* OUT2L_MUTE */
  2606. #define ARIZONA_OUT2L_MUTE_WIDTH 1 /* OUT2L_MUTE */
  2607. #define ARIZONA_OUT2L_VOL_MASK 0x00FF /* OUT2L_VOL - [7:0] */
  2608. #define ARIZONA_OUT2L_VOL_SHIFT 0 /* OUT2L_VOL - [7:0] */
  2609. #define ARIZONA_OUT2L_VOL_WIDTH 8 /* OUT2L_VOL - [7:0] */
  2610. /*
  2611. * R1050 (0x41A) - DAC Volume Limit 2L
  2612. */
  2613. #define ARIZONA_OUT2L_VOL_LIM_MASK 0x00FF /* OUT2L_VOL_LIM - [7:0] */
  2614. #define ARIZONA_OUT2L_VOL_LIM_SHIFT 0 /* OUT2L_VOL_LIM - [7:0] */
  2615. #define ARIZONA_OUT2L_VOL_LIM_WIDTH 8 /* OUT2L_VOL_LIM - [7:0] */
  2616. /*
  2617. * R1051 (0x41B) - Noise Gate Select 2L
  2618. */
  2619. #define ARIZONA_OUT2L_NGATE_SRC_MASK 0x0FFF /* OUT2L_NGATE_SRC - [11:0] */
  2620. #define ARIZONA_OUT2L_NGATE_SRC_SHIFT 0 /* OUT2L_NGATE_SRC - [11:0] */
  2621. #define ARIZONA_OUT2L_NGATE_SRC_WIDTH 12 /* OUT2L_NGATE_SRC - [11:0] */
  2622. /*
  2623. * R1052 (0x41C) - Output Path Config 2R
  2624. */
  2625. #define ARIZONA_OUT2R_ANC_SRC_MASK 0x0C00 /* OUT2R_ANC_SRC - [11:10] */
  2626. #define ARIZONA_OUT2R_ANC_SRC_SHIFT 10 /* OUT2R_ANC_SRC - [11:10] */
  2627. #define ARIZONA_OUT2R_ANC_SRC_WIDTH 2 /* OUT2R_ANC_SRC - [11:10] */
  2628. #define ARIZONA_OUT2R_PGA_VOL_MASK 0x00FE /* OUT2R_PGA_VOL - [7:1] */
  2629. #define ARIZONA_OUT2R_PGA_VOL_SHIFT 1 /* OUT2R_PGA_VOL - [7:1] */
  2630. #define ARIZONA_OUT2R_PGA_VOL_WIDTH 7 /* OUT2R_PGA_VOL - [7:1] */
  2631. /*
  2632. * R1053 (0x41D) - DAC Digital Volume 2R
  2633. */
  2634. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2635. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2636. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2637. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2638. #define ARIZONA_OUT2R_MUTE 0x0100 /* OUT2R_MUTE */
  2639. #define ARIZONA_OUT2R_MUTE_MASK 0x0100 /* OUT2R_MUTE */
  2640. #define ARIZONA_OUT2R_MUTE_SHIFT 8 /* OUT2R_MUTE */
  2641. #define ARIZONA_OUT2R_MUTE_WIDTH 1 /* OUT2R_MUTE */
  2642. #define ARIZONA_OUT2R_VOL_MASK 0x00FF /* OUT2R_VOL - [7:0] */
  2643. #define ARIZONA_OUT2R_VOL_SHIFT 0 /* OUT2R_VOL - [7:0] */
  2644. #define ARIZONA_OUT2R_VOL_WIDTH 8 /* OUT2R_VOL - [7:0] */
  2645. /*
  2646. * R1054 (0x41E) - DAC Volume Limit 2R
  2647. */
  2648. #define ARIZONA_OUT2R_VOL_LIM_MASK 0x00FF /* OUT2R_VOL_LIM - [7:0] */
  2649. #define ARIZONA_OUT2R_VOL_LIM_SHIFT 0 /* OUT2R_VOL_LIM - [7:0] */
  2650. #define ARIZONA_OUT2R_VOL_LIM_WIDTH 8 /* OUT2R_VOL_LIM - [7:0] */
  2651. /*
  2652. * R1055 (0x41F) - Noise Gate Select 2R
  2653. */
  2654. #define ARIZONA_OUT2R_NGATE_SRC_MASK 0x0FFF /* OUT2R_NGATE_SRC - [11:0] */
  2655. #define ARIZONA_OUT2R_NGATE_SRC_SHIFT 0 /* OUT2R_NGATE_SRC - [11:0] */
  2656. #define ARIZONA_OUT2R_NGATE_SRC_WIDTH 12 /* OUT2R_NGATE_SRC - [11:0] */
  2657. /*
  2658. * R1056 (0x420) - Output Path Config 3L
  2659. */
  2660. #define ARIZONA_OUT3_LP_MODE 0x8000 /* OUT3_LP_MODE */
  2661. #define ARIZONA_OUT3_LP_MODE_MASK 0x8000 /* OUT3_LP_MODE */
  2662. #define ARIZONA_OUT3_LP_MODE_SHIFT 15 /* OUT3_LP_MODE */
  2663. #define ARIZONA_OUT3_LP_MODE_WIDTH 1 /* OUT3_LP_MODE */
  2664. #define ARIZONA_OUT3_OSR 0x2000 /* OUT3_OSR */
  2665. #define ARIZONA_OUT3_OSR_MASK 0x2000 /* OUT3_OSR */
  2666. #define ARIZONA_OUT3_OSR_SHIFT 13 /* OUT3_OSR */
  2667. #define ARIZONA_OUT3_OSR_WIDTH 1 /* OUT3_OSR */
  2668. #define ARIZONA_OUT3_MONO 0x1000 /* OUT3_MONO */
  2669. #define ARIZONA_OUT3_MONO_MASK 0x1000 /* OUT3_MONO */
  2670. #define ARIZONA_OUT3_MONO_SHIFT 12 /* OUT3_MONO */
  2671. #define ARIZONA_OUT3_MONO_WIDTH 1 /* OUT3_MONO */
  2672. #define ARIZONA_OUT3L_ANC_SRC_MASK 0x0C00 /* OUT3L_ANC_SRC - [11:10] */
  2673. #define ARIZONA_OUT3L_ANC_SRC_SHIFT 10 /* OUT3L_ANC_SRC - [11:10] */
  2674. #define ARIZONA_OUT3L_ANC_SRC_WIDTH 2 /* OUT3L_ANC_SRC - [11:10] */
  2675. #define ARIZONA_OUT3L_PGA_VOL_MASK 0x00FE /* OUT3L_PGA_VOL - [7:1] */
  2676. #define ARIZONA_OUT3L_PGA_VOL_SHIFT 1 /* OUT3L_PGA_VOL - [7:1] */
  2677. #define ARIZONA_OUT3L_PGA_VOL_WIDTH 7 /* OUT3L_PGA_VOL - [7:1] */
  2678. /*
  2679. * R1057 (0x421) - DAC Digital Volume 3L
  2680. */
  2681. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2682. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2683. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2684. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2685. #define ARIZONA_OUT3L_MUTE 0x0100 /* OUT3L_MUTE */
  2686. #define ARIZONA_OUT3L_MUTE_MASK 0x0100 /* OUT3L_MUTE */
  2687. #define ARIZONA_OUT3L_MUTE_SHIFT 8 /* OUT3L_MUTE */
  2688. #define ARIZONA_OUT3L_MUTE_WIDTH 1 /* OUT3L_MUTE */
  2689. #define ARIZONA_OUT3L_VOL_MASK 0x00FF /* OUT3L_VOL - [7:0] */
  2690. #define ARIZONA_OUT3L_VOL_SHIFT 0 /* OUT3L_VOL - [7:0] */
  2691. #define ARIZONA_OUT3L_VOL_WIDTH 8 /* OUT3L_VOL - [7:0] */
  2692. /*
  2693. * R1058 (0x422) - DAC Volume Limit 3L
  2694. */
  2695. #define ARIZONA_OUT3L_VOL_LIM_MASK 0x00FF /* OUT3L_VOL_LIM - [7:0] */
  2696. #define ARIZONA_OUT3L_VOL_LIM_SHIFT 0 /* OUT3L_VOL_LIM - [7:0] */
  2697. #define ARIZONA_OUT3L_VOL_LIM_WIDTH 8 /* OUT3L_VOL_LIM - [7:0] */
  2698. /*
  2699. * R1059 (0x423) - Noise Gate Select 3L
  2700. */
  2701. #define ARIZONA_OUT3_NGATE_SRC_MASK 0x0FFF /* OUT3_NGATE_SRC - [11:0] */
  2702. #define ARIZONA_OUT3_NGATE_SRC_SHIFT 0 /* OUT3_NGATE_SRC - [11:0] */
  2703. #define ARIZONA_OUT3_NGATE_SRC_WIDTH 12 /* OUT3_NGATE_SRC - [11:0] */
  2704. /*
  2705. * R1060 (0x424) - Output Path Config 3R
  2706. */
  2707. #define ARIZONA_OUT3R_PGA_VOL_MASK 0x00FE /* OUT3R_PGA_VOL - [7:1] */
  2708. #define ARIZONA_OUT3R_PGA_VOL_SHIFT 1 /* OUT3R_PGA_VOL - [7:1] */
  2709. #define ARIZONA_OUT3R_PGA_VOL_WIDTH 7 /* OUT3R_PGA_VOL - [7:1] */
  2710. /*
  2711. * R1061 (0x425) - DAC Digital Volume 3R
  2712. */
  2713. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2714. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2715. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2716. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2717. #define ARIZONA_OUT3R_MUTE 0x0100 /* OUT3R_MUTE */
  2718. #define ARIZONA_OUT3R_MUTE_MASK 0x0100 /* OUT3R_MUTE */
  2719. #define ARIZONA_OUT3R_MUTE_SHIFT 8 /* OUT3R_MUTE */
  2720. #define ARIZONA_OUT3R_MUTE_WIDTH 1 /* OUT3R_MUTE */
  2721. #define ARIZONA_OUT3R_VOL_MASK 0x00FF /* OUT3R_VOL - [7:0] */
  2722. #define ARIZONA_OUT3R_VOL_SHIFT 0 /* OUT3R_VOL - [7:0] */
  2723. #define ARIZONA_OUT3R_VOL_WIDTH 8 /* OUT3R_VOL - [7:0] */
  2724. /*
  2725. * R1062 (0x426) - DAC Volume Limit 3R
  2726. */
  2727. #define ARIZONA_OUT3R_ANC_SRC_MASK 0x0C00 /* OUT3R_ANC_SRC - [11:10] */
  2728. #define ARIZONA_OUT3R_ANC_SRC_SHIFT 10 /* OUT3R_ANC_SRC - [11:10] */
  2729. #define ARIZONA_OUT3R_ANC_SRC_WIDTH 2 /* OUT3R_ANC_SRC - [11:10] */
  2730. #define ARIZONA_OUT3R_VOL_LIM_MASK 0x00FF /* OUT3R_VOL_LIM - [7:0] */
  2731. #define ARIZONA_OUT3R_VOL_LIM_SHIFT 0 /* OUT3R_VOL_LIM - [7:0] */
  2732. #define ARIZONA_OUT3R_VOL_LIM_WIDTH 8 /* OUT3R_VOL_LIM - [7:0] */
  2733. /*
  2734. * R1064 (0x428) - Output Path Config 4L
  2735. */
  2736. #define ARIZONA_OUT4_OSR 0x2000 /* OUT4_OSR */
  2737. #define ARIZONA_OUT4_OSR_MASK 0x2000 /* OUT4_OSR */
  2738. #define ARIZONA_OUT4_OSR_SHIFT 13 /* OUT4_OSR */
  2739. #define ARIZONA_OUT4_OSR_WIDTH 1 /* OUT4_OSR */
  2740. #define ARIZONA_OUT4L_ANC_SRC_MASK 0x0C00 /* OUT4L_ANC_SRC - [11:10] */
  2741. #define ARIZONA_OUT4L_ANC_SRC_SHIFT 10 /* OUT4L_ANC_SRC - [11:10] */
  2742. #define ARIZONA_OUT4L_ANC_SRC_WIDTH 2 /* OUT4L_ANC_SRC - [11:10] */
  2743. /*
  2744. * R1065 (0x429) - DAC Digital Volume 4L
  2745. */
  2746. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2747. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2748. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2749. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2750. #define ARIZONA_OUT4L_MUTE 0x0100 /* OUT4L_MUTE */
  2751. #define ARIZONA_OUT4L_MUTE_MASK 0x0100 /* OUT4L_MUTE */
  2752. #define ARIZONA_OUT4L_MUTE_SHIFT 8 /* OUT4L_MUTE */
  2753. #define ARIZONA_OUT4L_MUTE_WIDTH 1 /* OUT4L_MUTE */
  2754. #define ARIZONA_OUT4L_VOL_MASK 0x00FF /* OUT4L_VOL - [7:0] */
  2755. #define ARIZONA_OUT4L_VOL_SHIFT 0 /* OUT4L_VOL - [7:0] */
  2756. #define ARIZONA_OUT4L_VOL_WIDTH 8 /* OUT4L_VOL - [7:0] */
  2757. /*
  2758. * R1066 (0x42A) - Out Volume 4L
  2759. */
  2760. #define ARIZONA_OUT4L_VOL_LIM_MASK 0x00FF /* OUT4L_VOL_LIM - [7:0] */
  2761. #define ARIZONA_OUT4L_VOL_LIM_SHIFT 0 /* OUT4L_VOL_LIM - [7:0] */
  2762. #define ARIZONA_OUT4L_VOL_LIM_WIDTH 8 /* OUT4L_VOL_LIM - [7:0] */
  2763. /*
  2764. * R1067 (0x42B) - Noise Gate Select 4L
  2765. */
  2766. #define ARIZONA_OUT4L_NGATE_SRC_MASK 0x0FFF /* OUT4L_NGATE_SRC - [11:0] */
  2767. #define ARIZONA_OUT4L_NGATE_SRC_SHIFT 0 /* OUT4L_NGATE_SRC - [11:0] */
  2768. #define ARIZONA_OUT4L_NGATE_SRC_WIDTH 12 /* OUT4L_NGATE_SRC - [11:0] */
  2769. /*
  2770. * R1068 (0x42C) - Output Path Config 4R
  2771. */
  2772. #define ARIZONA_OUT4R_ANC_SRC_MASK 0x0C00 /* OUT4R_ANC_SRC - [11:10] */
  2773. #define ARIZONA_OUT4R_ANC_SRC_SHIFT 10 /* OUT4R_ANC_SRC - [11:10] */
  2774. #define ARIZONA_OUT4R_ANC_SRC_WIDTH 2 /* OUT4R_ANC_SRC - [11:10] */
  2775. /*
  2776. * R1069 (0x42D) - DAC Digital Volume 4R
  2777. */
  2778. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2779. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2780. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2781. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2782. #define ARIZONA_OUT4R_MUTE 0x0100 /* OUT4R_MUTE */
  2783. #define ARIZONA_OUT4R_MUTE_MASK 0x0100 /* OUT4R_MUTE */
  2784. #define ARIZONA_OUT4R_MUTE_SHIFT 8 /* OUT4R_MUTE */
  2785. #define ARIZONA_OUT4R_MUTE_WIDTH 1 /* OUT4R_MUTE */
  2786. #define ARIZONA_OUT4R_VOL_MASK 0x00FF /* OUT4R_VOL - [7:0] */
  2787. #define ARIZONA_OUT4R_VOL_SHIFT 0 /* OUT4R_VOL - [7:0] */
  2788. #define ARIZONA_OUT4R_VOL_WIDTH 8 /* OUT4R_VOL - [7:0] */
  2789. /*
  2790. * R1070 (0x42E) - Out Volume 4R
  2791. */
  2792. #define ARIZONA_OUT4R_VOL_LIM_MASK 0x00FF /* OUT4R_VOL_LIM - [7:0] */
  2793. #define ARIZONA_OUT4R_VOL_LIM_SHIFT 0 /* OUT4R_VOL_LIM - [7:0] */
  2794. #define ARIZONA_OUT4R_VOL_LIM_WIDTH 8 /* OUT4R_VOL_LIM - [7:0] */
  2795. /*
  2796. * R1071 (0x42F) - Noise Gate Select 4R
  2797. */
  2798. #define ARIZONA_OUT4R_NGATE_SRC_MASK 0x0FFF /* OUT4R_NGATE_SRC - [11:0] */
  2799. #define ARIZONA_OUT4R_NGATE_SRC_SHIFT 0 /* OUT4R_NGATE_SRC - [11:0] */
  2800. #define ARIZONA_OUT4R_NGATE_SRC_WIDTH 12 /* OUT4R_NGATE_SRC - [11:0] */
  2801. /*
  2802. * R1072 (0x430) - Output Path Config 5L
  2803. */
  2804. #define ARIZONA_OUT5_OSR 0x2000 /* OUT5_OSR */
  2805. #define ARIZONA_OUT5_OSR_MASK 0x2000 /* OUT5_OSR */
  2806. #define ARIZONA_OUT5_OSR_SHIFT 13 /* OUT5_OSR */
  2807. #define ARIZONA_OUT5_OSR_WIDTH 1 /* OUT5_OSR */
  2808. #define ARIZONA_OUT5L_ANC_SRC_MASK 0x0C00 /* OUT5L_ANC_SRC - [11:10] */
  2809. #define ARIZONA_OUT5L_ANC_SRC_SHIFT 10 /* OUT5L_ANC_SRC - [11:10] */
  2810. #define ARIZONA_OUT5L_ANC_SRC_WIDTH 2 /* OUT5L_ANC_SRC - [11:10] */
  2811. /*
  2812. * R1073 (0x431) - DAC Digital Volume 5L
  2813. */
  2814. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2815. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2816. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2817. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2818. #define ARIZONA_OUT5L_MUTE 0x0100 /* OUT5L_MUTE */
  2819. #define ARIZONA_OUT5L_MUTE_MASK 0x0100 /* OUT5L_MUTE */
  2820. #define ARIZONA_OUT5L_MUTE_SHIFT 8 /* OUT5L_MUTE */
  2821. #define ARIZONA_OUT5L_MUTE_WIDTH 1 /* OUT5L_MUTE */
  2822. #define ARIZONA_OUT5L_VOL_MASK 0x00FF /* OUT5L_VOL - [7:0] */
  2823. #define ARIZONA_OUT5L_VOL_SHIFT 0 /* OUT5L_VOL - [7:0] */
  2824. #define ARIZONA_OUT5L_VOL_WIDTH 8 /* OUT5L_VOL - [7:0] */
  2825. /*
  2826. * R1074 (0x432) - DAC Volume Limit 5L
  2827. */
  2828. #define ARIZONA_OUT5L_VOL_LIM_MASK 0x00FF /* OUT5L_VOL_LIM - [7:0] */
  2829. #define ARIZONA_OUT5L_VOL_LIM_SHIFT 0 /* OUT5L_VOL_LIM - [7:0] */
  2830. #define ARIZONA_OUT5L_VOL_LIM_WIDTH 8 /* OUT5L_VOL_LIM - [7:0] */
  2831. /*
  2832. * R1075 (0x433) - Noise Gate Select 5L
  2833. */
  2834. #define ARIZONA_OUT5L_NGATE_SRC_MASK 0x0FFF /* OUT5L_NGATE_SRC - [11:0] */
  2835. #define ARIZONA_OUT5L_NGATE_SRC_SHIFT 0 /* OUT5L_NGATE_SRC - [11:0] */
  2836. #define ARIZONA_OUT5L_NGATE_SRC_WIDTH 12 /* OUT5L_NGATE_SRC - [11:0] */
  2837. /*
  2838. * R1076 (0x434) - Output Path Config 5R
  2839. */
  2840. #define ARIZONA_OUT5R_ANC_SRC_MASK 0x0C00 /* OUT5R_ANC_SRC - [11:10] */
  2841. #define ARIZONA_OUT5R_ANC_SRC_SHIFT 10 /* OUT5R_ANC_SRC - [11:10] */
  2842. #define ARIZONA_OUT5R_ANC_SRC_WIDTH 2 /* OUT5R_ANC_SRC - [11:10] */
  2843. /*
  2844. * R1077 (0x435) - DAC Digital Volume 5R
  2845. */
  2846. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2847. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2848. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2849. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2850. #define ARIZONA_OUT5R_MUTE 0x0100 /* OUT5R_MUTE */
  2851. #define ARIZONA_OUT5R_MUTE_MASK 0x0100 /* OUT5R_MUTE */
  2852. #define ARIZONA_OUT5R_MUTE_SHIFT 8 /* OUT5R_MUTE */
  2853. #define ARIZONA_OUT5R_MUTE_WIDTH 1 /* OUT5R_MUTE */
  2854. #define ARIZONA_OUT5R_VOL_MASK 0x00FF /* OUT5R_VOL - [7:0] */
  2855. #define ARIZONA_OUT5R_VOL_SHIFT 0 /* OUT5R_VOL - [7:0] */
  2856. #define ARIZONA_OUT5R_VOL_WIDTH 8 /* OUT5R_VOL - [7:0] */
  2857. /*
  2858. * R1078 (0x436) - DAC Volume Limit 5R
  2859. */
  2860. #define ARIZONA_OUT5R_VOL_LIM_MASK 0x00FF /* OUT5R_VOL_LIM - [7:0] */
  2861. #define ARIZONA_OUT5R_VOL_LIM_SHIFT 0 /* OUT5R_VOL_LIM - [7:0] */
  2862. #define ARIZONA_OUT5R_VOL_LIM_WIDTH 8 /* OUT5R_VOL_LIM - [7:0] */
  2863. /*
  2864. * R1079 (0x437) - Noise Gate Select 5R
  2865. */
  2866. #define ARIZONA_OUT5R_NGATE_SRC_MASK 0x0FFF /* OUT5R_NGATE_SRC - [11:0] */
  2867. #define ARIZONA_OUT5R_NGATE_SRC_SHIFT 0 /* OUT5R_NGATE_SRC - [11:0] */
  2868. #define ARIZONA_OUT5R_NGATE_SRC_WIDTH 12 /* OUT5R_NGATE_SRC - [11:0] */
  2869. /*
  2870. * R1080 (0x438) - Output Path Config 6L
  2871. */
  2872. #define ARIZONA_OUT6_OSR 0x2000 /* OUT6_OSR */
  2873. #define ARIZONA_OUT6_OSR_MASK 0x2000 /* OUT6_OSR */
  2874. #define ARIZONA_OUT6_OSR_SHIFT 13 /* OUT6_OSR */
  2875. #define ARIZONA_OUT6_OSR_WIDTH 1 /* OUT6_OSR */
  2876. #define ARIZONA_OUT6L_ANC_SRC_MASK 0x0C00 /* OUT6L_ANC_SRC - [11:10] */
  2877. #define ARIZONA_OUT6L_ANC_SRC_SHIFT 10 /* OUT6L_ANC_SRC - [11:10] */
  2878. #define ARIZONA_OUT6L_ANC_SRC_WIDTH 2 /* OUT6L_ANC_SRC - [11:10] */
  2879. /*
  2880. * R1081 (0x439) - DAC Digital Volume 6L
  2881. */
  2882. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2883. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2884. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2885. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2886. #define ARIZONA_OUT6L_MUTE 0x0100 /* OUT6L_MUTE */
  2887. #define ARIZONA_OUT6L_MUTE_MASK 0x0100 /* OUT6L_MUTE */
  2888. #define ARIZONA_OUT6L_MUTE_SHIFT 8 /* OUT6L_MUTE */
  2889. #define ARIZONA_OUT6L_MUTE_WIDTH 1 /* OUT6L_MUTE */
  2890. #define ARIZONA_OUT6L_VOL_MASK 0x00FF /* OUT6L_VOL - [7:0] */
  2891. #define ARIZONA_OUT6L_VOL_SHIFT 0 /* OUT6L_VOL - [7:0] */
  2892. #define ARIZONA_OUT6L_VOL_WIDTH 8 /* OUT6L_VOL - [7:0] */
  2893. /*
  2894. * R1082 (0x43A) - DAC Volume Limit 6L
  2895. */
  2896. #define ARIZONA_OUT6L_VOL_LIM_MASK 0x00FF /* OUT6L_VOL_LIM - [7:0] */
  2897. #define ARIZONA_OUT6L_VOL_LIM_SHIFT 0 /* OUT6L_VOL_LIM - [7:0] */
  2898. #define ARIZONA_OUT6L_VOL_LIM_WIDTH 8 /* OUT6L_VOL_LIM - [7:0] */
  2899. /*
  2900. * R1083 (0x43B) - Noise Gate Select 6L
  2901. */
  2902. #define ARIZONA_OUT6L_NGATE_SRC_MASK 0x0FFF /* OUT6L_NGATE_SRC - [11:0] */
  2903. #define ARIZONA_OUT6L_NGATE_SRC_SHIFT 0 /* OUT6L_NGATE_SRC - [11:0] */
  2904. #define ARIZONA_OUT6L_NGATE_SRC_WIDTH 12 /* OUT6L_NGATE_SRC - [11:0] */
  2905. /*
  2906. * R1084 (0x43C) - Output Path Config 6R
  2907. */
  2908. #define ARIZONA_OUT6R_ANC_SRC_MASK 0x0C00 /* OUT6R_ANC_SRC - [11:10] */
  2909. #define ARIZONA_OUT6R_ANC_SRC_SHIFT 10 /* OUT6R_ANC_SRC - [11:10] */
  2910. #define ARIZONA_OUT6R_ANC_SRC_WIDTH 2 /* OUT6R_ANC_SRC - [11:10] */
  2911. /*
  2912. * R1085 (0x43D) - DAC Digital Volume 6R
  2913. */
  2914. #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
  2915. #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
  2916. #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
  2917. #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
  2918. #define ARIZONA_OUT6R_MUTE 0x0100 /* OUT6R_MUTE */
  2919. #define ARIZONA_OUT6R_MUTE_MASK 0x0100 /* OUT6R_MUTE */
  2920. #define ARIZONA_OUT6R_MUTE_SHIFT 8 /* OUT6R_MUTE */
  2921. #define ARIZONA_OUT6R_MUTE_WIDTH 1 /* OUT6R_MUTE */
  2922. #define ARIZONA_OUT6R_VOL_MASK 0x00FF /* OUT6R_VOL - [7:0] */
  2923. #define ARIZONA_OUT6R_VOL_SHIFT 0 /* OUT6R_VOL - [7:0] */
  2924. #define ARIZONA_OUT6R_VOL_WIDTH 8 /* OUT6R_VOL - [7:0] */
  2925. /*
  2926. * R1086 (0x43E) - DAC Volume Limit 6R
  2927. */
  2928. #define ARIZONA_OUT6R_VOL_LIM_MASK 0x00FF /* OUT6R_VOL_LIM - [7:0] */
  2929. #define ARIZONA_OUT6R_VOL_LIM_SHIFT 0 /* OUT6R_VOL_LIM - [7:0] */
  2930. #define ARIZONA_OUT6R_VOL_LIM_WIDTH 8 /* OUT6R_VOL_LIM - [7:0] */
  2931. /*
  2932. * R1087 (0x43F) - Noise Gate Select 6R
  2933. */
  2934. #define ARIZONA_OUT6R_NGATE_SRC_MASK 0x0FFF /* OUT6R_NGATE_SRC - [11:0] */
  2935. #define ARIZONA_OUT6R_NGATE_SRC_SHIFT 0 /* OUT6R_NGATE_SRC - [11:0] */
  2936. #define ARIZONA_OUT6R_NGATE_SRC_WIDTH 12 /* OUT6R_NGATE_SRC - [11:0] */
  2937. /*
  2938. * R1104 (0x450) - DAC AEC Control 1
  2939. */
  2940. #define ARIZONA_AEC_LOOPBACK_SRC_MASK 0x003C /* AEC_LOOPBACK_SRC - [5:2] */
  2941. #define ARIZONA_AEC_LOOPBACK_SRC_SHIFT 2 /* AEC_LOOPBACK_SRC - [5:2] */
  2942. #define ARIZONA_AEC_LOOPBACK_SRC_WIDTH 4 /* AEC_LOOPBACK_SRC - [5:2] */
  2943. #define ARIZONA_AEC_ENA_STS 0x0002 /* AEC_ENA_STS */
  2944. #define ARIZONA_AEC_ENA_STS_MASK 0x0002 /* AEC_ENA_STS */
  2945. #define ARIZONA_AEC_ENA_STS_SHIFT 1 /* AEC_ENA_STS */
  2946. #define ARIZONA_AEC_ENA_STS_WIDTH 1 /* AEC_ENA_STS */
  2947. #define ARIZONA_AEC_LOOPBACK_ENA 0x0001 /* AEC_LOOPBACK_ENA */
  2948. #define ARIZONA_AEC_LOOPBACK_ENA_MASK 0x0001 /* AEC_LOOPBACK_ENA */
  2949. #define ARIZONA_AEC_LOOPBACK_ENA_SHIFT 0 /* AEC_LOOPBACK_ENA */
  2950. #define ARIZONA_AEC_LOOPBACK_ENA_WIDTH 1 /* AEC_LOOPBACK_ENA */
  2951. /*
  2952. * R1112 (0x458) - Noise Gate Control
  2953. */
  2954. #define ARIZONA_NGATE_HOLD_MASK 0x0030 /* NGATE_HOLD - [5:4] */
  2955. #define ARIZONA_NGATE_HOLD_SHIFT 4 /* NGATE_HOLD - [5:4] */
  2956. #define ARIZONA_NGATE_HOLD_WIDTH 2 /* NGATE_HOLD - [5:4] */
  2957. #define ARIZONA_NGATE_THR_MASK 0x000E /* NGATE_THR - [3:1] */
  2958. #define ARIZONA_NGATE_THR_SHIFT 1 /* NGATE_THR - [3:1] */
  2959. #define ARIZONA_NGATE_THR_WIDTH 3 /* NGATE_THR - [3:1] */
  2960. #define ARIZONA_NGATE_ENA 0x0001 /* NGATE_ENA */
  2961. #define ARIZONA_NGATE_ENA_MASK 0x0001 /* NGATE_ENA */
  2962. #define ARIZONA_NGATE_ENA_SHIFT 0 /* NGATE_ENA */
  2963. #define ARIZONA_NGATE_ENA_WIDTH 1 /* NGATE_ENA */
  2964. /*
  2965. * R1168 (0x490) - PDM SPK1 CTRL 1
  2966. */
  2967. #define ARIZONA_SPK1R_MUTE 0x2000 /* SPK1R_MUTE */
  2968. #define ARIZONA_SPK1R_MUTE_MASK 0x2000 /* SPK1R_MUTE */
  2969. #define ARIZONA_SPK1R_MUTE_SHIFT 13 /* SPK1R_MUTE */
  2970. #define ARIZONA_SPK1R_MUTE_WIDTH 1 /* SPK1R_MUTE */
  2971. #define ARIZONA_SPK1L_MUTE 0x1000 /* SPK1L_MUTE */
  2972. #define ARIZONA_SPK1L_MUTE_MASK 0x1000 /* SPK1L_MUTE */
  2973. #define ARIZONA_SPK1L_MUTE_SHIFT 12 /* SPK1L_MUTE */
  2974. #define ARIZONA_SPK1L_MUTE_WIDTH 1 /* SPK1L_MUTE */
  2975. #define ARIZONA_SPK1_MUTE_ENDIAN 0x0100 /* SPK1_MUTE_ENDIAN */
  2976. #define ARIZONA_SPK1_MUTE_ENDIAN_MASK 0x0100 /* SPK1_MUTE_ENDIAN */
  2977. #define ARIZONA_SPK1_MUTE_ENDIAN_SHIFT 8 /* SPK1_MUTE_ENDIAN */
  2978. #define ARIZONA_SPK1_MUTE_ENDIAN_WIDTH 1 /* SPK1_MUTE_ENDIAN */
  2979. #define ARIZONA_SPK1_MUTE_SEQ1_MASK 0x00FF /* SPK1_MUTE_SEQ1 - [7:0] */
  2980. #define ARIZONA_SPK1_MUTE_SEQ1_SHIFT 0 /* SPK1_MUTE_SEQ1 - [7:0] */
  2981. #define ARIZONA_SPK1_MUTE_SEQ1_WIDTH 8 /* SPK1_MUTE_SEQ1 - [7:0] */
  2982. /*
  2983. * R1169 (0x491) - PDM SPK1 CTRL 2
  2984. */
  2985. #define ARIZONA_SPK1_FMT 0x0001 /* SPK1_FMT */
  2986. #define ARIZONA_SPK1_FMT_MASK 0x0001 /* SPK1_FMT */
  2987. #define ARIZONA_SPK1_FMT_SHIFT 0 /* SPK1_FMT */
  2988. #define ARIZONA_SPK1_FMT_WIDTH 1 /* SPK1_FMT */
  2989. /*
  2990. * R1170 (0x492) - PDM SPK2 CTRL 1
  2991. */
  2992. #define ARIZONA_SPK2R_MUTE 0x2000 /* SPK2R_MUTE */
  2993. #define ARIZONA_SPK2R_MUTE_MASK 0x2000 /* SPK2R_MUTE */
  2994. #define ARIZONA_SPK2R_MUTE_SHIFT 13 /* SPK2R_MUTE */
  2995. #define ARIZONA_SPK2R_MUTE_WIDTH 1 /* SPK2R_MUTE */
  2996. #define ARIZONA_SPK2L_MUTE 0x1000 /* SPK2L_MUTE */
  2997. #define ARIZONA_SPK2L_MUTE_MASK 0x1000 /* SPK2L_MUTE */
  2998. #define ARIZONA_SPK2L_MUTE_SHIFT 12 /* SPK2L_MUTE */
  2999. #define ARIZONA_SPK2L_MUTE_WIDTH 1 /* SPK2L_MUTE */
  3000. #define ARIZONA_SPK2_MUTE_ENDIAN 0x0100 /* SPK2_MUTE_ENDIAN */
  3001. #define ARIZONA_SPK2_MUTE_ENDIAN_MASK 0x0100 /* SPK2_MUTE_ENDIAN */
  3002. #define ARIZONA_SPK2_MUTE_ENDIAN_SHIFT 8 /* SPK2_MUTE_ENDIAN */
  3003. #define ARIZONA_SPK2_MUTE_ENDIAN_WIDTH 1 /* SPK2_MUTE_ENDIAN */
  3004. #define ARIZONA_SPK2_MUTE_SEQ_MASK 0x00FF /* SPK2_MUTE_SEQ - [7:0] */
  3005. #define ARIZONA_SPK2_MUTE_SEQ_SHIFT 0 /* SPK2_MUTE_SEQ - [7:0] */
  3006. #define ARIZONA_SPK2_MUTE_SEQ_WIDTH 8 /* SPK2_MUTE_SEQ - [7:0] */
  3007. /*
  3008. * R1171 (0x493) - PDM SPK2 CTRL 2
  3009. */
  3010. #define ARIZONA_SPK2_FMT 0x0001 /* SPK2_FMT */
  3011. #define ARIZONA_SPK2_FMT_MASK 0x0001 /* SPK2_FMT */
  3012. #define ARIZONA_SPK2_FMT_SHIFT 0 /* SPK2_FMT */
  3013. #define ARIZONA_SPK2_FMT_WIDTH 1 /* SPK2_FMT */
  3014. /*
  3015. * R1244 (0x4DC) - DAC comp 1
  3016. */
  3017. #define ARIZONA_OUT_COMP_COEFF_MASK 0xFFFF /* OUT_COMP_COEFF - [15:0] */
  3018. #define ARIZONA_OUT_COMP_COEFF_SHIFT 0 /* OUT_COMP_COEFF - [15:0] */
  3019. #define ARIZONA_OUT_COMP_COEFF_WIDTH 16 /* OUT_COMP_COEFF - [15:0] */
  3020. /*
  3021. * R1245 (0x4DD) - DAC comp 2
  3022. */
  3023. #define ARIZONA_OUT_COMP_COEFF_1 0x0002 /* OUT_COMP_COEFF */
  3024. #define ARIZONA_OUT_COMP_COEFF_1_MASK 0x0002 /* OUT_COMP_COEFF */
  3025. #define ARIZONA_OUT_COMP_COEFF_1_SHIFT 1 /* OUT_COMP_COEFF */
  3026. #define ARIZONA_OUT_COMP_COEFF_1_WIDTH 1 /* OUT_COMP_COEFF */
  3027. #define ARIZONA_OUT_COMP_COEFF_SEL 0x0001 /* OUT_COMP_COEFF_SEL */
  3028. #define ARIZONA_OUT_COMP_COEFF_SEL_MASK 0x0001 /* OUT_COMP_COEFF_SEL */
  3029. #define ARIZONA_OUT_COMP_COEFF_SEL_SHIFT 0 /* OUT_COMP_COEFF_SEL */
  3030. #define ARIZONA_OUT_COMP_COEFF_SEL_WIDTH 1 /* OUT_COMP_COEFF_SEL */
  3031. /*
  3032. * R1246 (0x4DE) - DAC comp 3
  3033. */
  3034. #define ARIZONA_AEC_COMP_COEFF_MASK 0xFFFF /* AEC_COMP_COEFF - [15:0] */
  3035. #define ARIZONA_AEC_COMP_COEFF_SHIFT 0 /* AEC_COMP_COEFF - [15:0] */
  3036. #define ARIZONA_AEC_COMP_COEFF_WIDTH 16 /* AEC_COMP_COEFF - [15:0] */
  3037. /*
  3038. * R1247 (0x4DF) - DAC comp 4
  3039. */
  3040. #define ARIZONA_AEC_COMP_COEFF_1 0x0002 /* AEC_COMP_COEFF */
  3041. #define ARIZONA_AEC_COMP_COEFF_1_MASK 0x0002 /* AEC_COMP_COEFF */
  3042. #define ARIZONA_AEC_COMP_COEFF_1_SHIFT 1 /* AEC_COMP_COEFF */
  3043. #define ARIZONA_AEC_COMP_COEFF_1_WIDTH 1 /* AEC_COMP_COEFF */
  3044. #define ARIZONA_AEC_COMP_COEFF_SEL 0x0001 /* AEC_COMP_COEFF_SEL */
  3045. #define ARIZONA_AEC_COMP_COEFF_SEL_MASK 0x0001 /* AEC_COMP_COEFF_SEL */
  3046. #define ARIZONA_AEC_COMP_COEFF_SEL_SHIFT 0 /* AEC_COMP_COEFF_SEL */
  3047. #define ARIZONA_AEC_COMP_COEFF_SEL_WIDTH 1 /* AEC_COMP_COEFF_SEL */
  3048. /*
  3049. * R1280 (0x500) - AIF1 BCLK Ctrl
  3050. */
  3051. #define ARIZONA_AIF1_BCLK_INV 0x0080 /* AIF1_BCLK_INV */
  3052. #define ARIZONA_AIF1_BCLK_INV_MASK 0x0080 /* AIF1_BCLK_INV */
  3053. #define ARIZONA_AIF1_BCLK_INV_SHIFT 7 /* AIF1_BCLK_INV */
  3054. #define ARIZONA_AIF1_BCLK_INV_WIDTH 1 /* AIF1_BCLK_INV */
  3055. #define ARIZONA_AIF1_BCLK_FRC 0x0040 /* AIF1_BCLK_FRC */
  3056. #define ARIZONA_AIF1_BCLK_FRC_MASK 0x0040 /* AIF1_BCLK_FRC */
  3057. #define ARIZONA_AIF1_BCLK_FRC_SHIFT 6 /* AIF1_BCLK_FRC */
  3058. #define ARIZONA_AIF1_BCLK_FRC_WIDTH 1 /* AIF1_BCLK_FRC */
  3059. #define ARIZONA_AIF1_BCLK_MSTR 0x0020 /* AIF1_BCLK_MSTR */
  3060. #define ARIZONA_AIF1_BCLK_MSTR_MASK 0x0020 /* AIF1_BCLK_MSTR */
  3061. #define ARIZONA_AIF1_BCLK_MSTR_SHIFT 5 /* AIF1_BCLK_MSTR */
  3062. #define ARIZONA_AIF1_BCLK_MSTR_WIDTH 1 /* AIF1_BCLK_MSTR */
  3063. #define ARIZONA_AIF1_BCLK_FREQ_MASK 0x001F /* AIF1_BCLK_FREQ - [4:0] */
  3064. #define ARIZONA_AIF1_BCLK_FREQ_SHIFT 0 /* AIF1_BCLK_FREQ - [4:0] */
  3065. #define ARIZONA_AIF1_BCLK_FREQ_WIDTH 5 /* AIF1_BCLK_FREQ - [4:0] */
  3066. /*
  3067. * R1281 (0x501) - AIF1 Tx Pin Ctrl
  3068. */
  3069. #define ARIZONA_AIF1TX_DAT_TRI 0x0020 /* AIF1TX_DAT_TRI */
  3070. #define ARIZONA_AIF1TX_DAT_TRI_MASK 0x0020 /* AIF1TX_DAT_TRI */
  3071. #define ARIZONA_AIF1TX_DAT_TRI_SHIFT 5 /* AIF1TX_DAT_TRI */
  3072. #define ARIZONA_AIF1TX_DAT_TRI_WIDTH 1 /* AIF1TX_DAT_TRI */
  3073. #define ARIZONA_AIF1TX_LRCLK_SRC 0x0008 /* AIF1TX_LRCLK_SRC */
  3074. #define ARIZONA_AIF1TX_LRCLK_SRC_MASK 0x0008 /* AIF1TX_LRCLK_SRC */
  3075. #define ARIZONA_AIF1TX_LRCLK_SRC_SHIFT 3 /* AIF1TX_LRCLK_SRC */
  3076. #define ARIZONA_AIF1TX_LRCLK_SRC_WIDTH 1 /* AIF1TX_LRCLK_SRC */
  3077. #define ARIZONA_AIF1TX_LRCLK_INV 0x0004 /* AIF1TX_LRCLK_INV */
  3078. #define ARIZONA_AIF1TX_LRCLK_INV_MASK 0x0004 /* AIF1TX_LRCLK_INV */
  3079. #define ARIZONA_AIF1TX_LRCLK_INV_SHIFT 2 /* AIF1TX_LRCLK_INV */
  3080. #define ARIZONA_AIF1TX_LRCLK_INV_WIDTH 1 /* AIF1TX_LRCLK_INV */
  3081. #define ARIZONA_AIF1TX_LRCLK_FRC 0x0002 /* AIF1TX_LRCLK_FRC */
  3082. #define ARIZONA_AIF1TX_LRCLK_FRC_MASK 0x0002 /* AIF1TX_LRCLK_FRC */
  3083. #define ARIZONA_AIF1TX_LRCLK_FRC_SHIFT 1 /* AIF1TX_LRCLK_FRC */
  3084. #define ARIZONA_AIF1TX_LRCLK_FRC_WIDTH 1 /* AIF1TX_LRCLK_FRC */
  3085. #define ARIZONA_AIF1TX_LRCLK_MSTR 0x0001 /* AIF1TX_LRCLK_MSTR */
  3086. #define ARIZONA_AIF1TX_LRCLK_MSTR_MASK 0x0001 /* AIF1TX_LRCLK_MSTR */
  3087. #define ARIZONA_AIF1TX_LRCLK_MSTR_SHIFT 0 /* AIF1TX_LRCLK_MSTR */
  3088. #define ARIZONA_AIF1TX_LRCLK_MSTR_WIDTH 1 /* AIF1TX_LRCLK_MSTR */
  3089. /*
  3090. * R1282 (0x502) - AIF1 Rx Pin Ctrl
  3091. */
  3092. #define ARIZONA_AIF1RX_LRCLK_INV 0x0004 /* AIF1RX_LRCLK_INV */
  3093. #define ARIZONA_AIF1RX_LRCLK_INV_MASK 0x0004 /* AIF1RX_LRCLK_INV */
  3094. #define ARIZONA_AIF1RX_LRCLK_INV_SHIFT 2 /* AIF1RX_LRCLK_INV */
  3095. #define ARIZONA_AIF1RX_LRCLK_INV_WIDTH 1 /* AIF1RX_LRCLK_INV */
  3096. #define ARIZONA_AIF1RX_LRCLK_FRC 0x0002 /* AIF1RX_LRCLK_FRC */
  3097. #define ARIZONA_AIF1RX_LRCLK_FRC_MASK 0x0002 /* AIF1RX_LRCLK_FRC */
  3098. #define ARIZONA_AIF1RX_LRCLK_FRC_SHIFT 1 /* AIF1RX_LRCLK_FRC */
  3099. #define ARIZONA_AIF1RX_LRCLK_FRC_WIDTH 1 /* AIF1RX_LRCLK_FRC */
  3100. #define ARIZONA_AIF1RX_LRCLK_MSTR 0x0001 /* AIF1RX_LRCLK_MSTR */
  3101. #define ARIZONA_AIF1RX_LRCLK_MSTR_MASK 0x0001 /* AIF1RX_LRCLK_MSTR */
  3102. #define ARIZONA_AIF1RX_LRCLK_MSTR_SHIFT 0 /* AIF1RX_LRCLK_MSTR */
  3103. #define ARIZONA_AIF1RX_LRCLK_MSTR_WIDTH 1 /* AIF1RX_LRCLK_MSTR */
  3104. /*
  3105. * R1283 (0x503) - AIF1 Rate Ctrl
  3106. */
  3107. #define ARIZONA_AIF1_RATE_MASK 0x7800 /* AIF1_RATE - [14:11] */
  3108. #define ARIZONA_AIF1_RATE_SHIFT 11 /* AIF1_RATE - [14:11] */
  3109. #define ARIZONA_AIF1_RATE_WIDTH 4 /* AIF1_RATE - [14:11] */
  3110. #define ARIZONA_AIF1_TRI 0x0040 /* AIF1_TRI */
  3111. #define ARIZONA_AIF1_TRI_MASK 0x0040 /* AIF1_TRI */
  3112. #define ARIZONA_AIF1_TRI_SHIFT 6 /* AIF1_TRI */
  3113. #define ARIZONA_AIF1_TRI_WIDTH 1 /* AIF1_TRI */
  3114. /*
  3115. * R1284 (0x504) - AIF1 Format
  3116. */
  3117. #define ARIZONA_AIF1_FMT_MASK 0x0007 /* AIF1_FMT - [2:0] */
  3118. #define ARIZONA_AIF1_FMT_SHIFT 0 /* AIF1_FMT - [2:0] */
  3119. #define ARIZONA_AIF1_FMT_WIDTH 3 /* AIF1_FMT - [2:0] */
  3120. /*
  3121. * R1285 (0x505) - AIF1 Tx BCLK Rate
  3122. */
  3123. #define ARIZONA_AIF1TX_BCPF_MASK 0x1FFF /* AIF1TX_BCPF - [12:0] */
  3124. #define ARIZONA_AIF1TX_BCPF_SHIFT 0 /* AIF1TX_BCPF - [12:0] */
  3125. #define ARIZONA_AIF1TX_BCPF_WIDTH 13 /* AIF1TX_BCPF - [12:0] */
  3126. /*
  3127. * R1286 (0x506) - AIF1 Rx BCLK Rate
  3128. */
  3129. #define ARIZONA_AIF1RX_BCPF_MASK 0x1FFF /* AIF1RX_BCPF - [12:0] */
  3130. #define ARIZONA_AIF1RX_BCPF_SHIFT 0 /* AIF1RX_BCPF - [12:0] */
  3131. #define ARIZONA_AIF1RX_BCPF_WIDTH 13 /* AIF1RX_BCPF - [12:0] */
  3132. /*
  3133. * R1287 (0x507) - AIF1 Frame Ctrl 1
  3134. */
  3135. #define ARIZONA_AIF1TX_WL_MASK 0x3F00 /* AIF1TX_WL - [13:8] */
  3136. #define ARIZONA_AIF1TX_WL_SHIFT 8 /* AIF1TX_WL - [13:8] */
  3137. #define ARIZONA_AIF1TX_WL_WIDTH 6 /* AIF1TX_WL - [13:8] */
  3138. #define ARIZONA_AIF1TX_SLOT_LEN_MASK 0x00FF /* AIF1TX_SLOT_LEN - [7:0] */
  3139. #define ARIZONA_AIF1TX_SLOT_LEN_SHIFT 0 /* AIF1TX_SLOT_LEN - [7:0] */
  3140. #define ARIZONA_AIF1TX_SLOT_LEN_WIDTH 8 /* AIF1TX_SLOT_LEN - [7:0] */
  3141. /*
  3142. * R1288 (0x508) - AIF1 Frame Ctrl 2
  3143. */
  3144. #define ARIZONA_AIF1RX_WL_MASK 0x3F00 /* AIF1RX_WL - [13:8] */
  3145. #define ARIZONA_AIF1RX_WL_SHIFT 8 /* AIF1RX_WL - [13:8] */
  3146. #define ARIZONA_AIF1RX_WL_WIDTH 6 /* AIF1RX_WL - [13:8] */
  3147. #define ARIZONA_AIF1RX_SLOT_LEN_MASK 0x00FF /* AIF1RX_SLOT_LEN - [7:0] */
  3148. #define ARIZONA_AIF1RX_SLOT_LEN_SHIFT 0 /* AIF1RX_SLOT_LEN - [7:0] */
  3149. #define ARIZONA_AIF1RX_SLOT_LEN_WIDTH 8 /* AIF1RX_SLOT_LEN - [7:0] */
  3150. /*
  3151. * R1289 (0x509) - AIF1 Frame Ctrl 3
  3152. */
  3153. #define ARIZONA_AIF1TX1_SLOT_MASK 0x003F /* AIF1TX1_SLOT - [5:0] */
  3154. #define ARIZONA_AIF1TX1_SLOT_SHIFT 0 /* AIF1TX1_SLOT - [5:0] */
  3155. #define ARIZONA_AIF1TX1_SLOT_WIDTH 6 /* AIF1TX1_SLOT - [5:0] */
  3156. /*
  3157. * R1290 (0x50A) - AIF1 Frame Ctrl 4
  3158. */
  3159. #define ARIZONA_AIF1TX2_SLOT_MASK 0x003F /* AIF1TX2_SLOT - [5:0] */
  3160. #define ARIZONA_AIF1TX2_SLOT_SHIFT 0 /* AIF1TX2_SLOT - [5:0] */
  3161. #define ARIZONA_AIF1TX2_SLOT_WIDTH 6 /* AIF1TX2_SLOT - [5:0] */
  3162. /*
  3163. * R1291 (0x50B) - AIF1 Frame Ctrl 5
  3164. */
  3165. #define ARIZONA_AIF1TX3_SLOT_MASK 0x003F /* AIF1TX3_SLOT - [5:0] */
  3166. #define ARIZONA_AIF1TX3_SLOT_SHIFT 0 /* AIF1TX3_SLOT - [5:0] */
  3167. #define ARIZONA_AIF1TX3_SLOT_WIDTH 6 /* AIF1TX3_SLOT - [5:0] */
  3168. /*
  3169. * R1292 (0x50C) - AIF1 Frame Ctrl 6
  3170. */
  3171. #define ARIZONA_AIF1TX4_SLOT_MASK 0x003F /* AIF1TX4_SLOT - [5:0] */
  3172. #define ARIZONA_AIF1TX4_SLOT_SHIFT 0 /* AIF1TX4_SLOT - [5:0] */
  3173. #define ARIZONA_AIF1TX4_SLOT_WIDTH 6 /* AIF1TX4_SLOT - [5:0] */
  3174. /*
  3175. * R1293 (0x50D) - AIF1 Frame Ctrl 7
  3176. */
  3177. #define ARIZONA_AIF1TX5_SLOT_MASK 0x003F /* AIF1TX5_SLOT - [5:0] */
  3178. #define ARIZONA_AIF1TX5_SLOT_SHIFT 0 /* AIF1TX5_SLOT - [5:0] */
  3179. #define ARIZONA_AIF1TX5_SLOT_WIDTH 6 /* AIF1TX5_SLOT - [5:0] */
  3180. /*
  3181. * R1294 (0x50E) - AIF1 Frame Ctrl 8
  3182. */
  3183. #define ARIZONA_AIF1TX6_SLOT_MASK 0x003F /* AIF1TX6_SLOT - [5:0] */
  3184. #define ARIZONA_AIF1TX6_SLOT_SHIFT 0 /* AIF1TX6_SLOT - [5:0] */
  3185. #define ARIZONA_AIF1TX6_SLOT_WIDTH 6 /* AIF1TX6_SLOT - [5:0] */
  3186. /*
  3187. * R1295 (0x50F) - AIF1 Frame Ctrl 9
  3188. */
  3189. #define ARIZONA_AIF1TX7_SLOT_MASK 0x003F /* AIF1TX7_SLOT - [5:0] */
  3190. #define ARIZONA_AIF1TX7_SLOT_SHIFT 0 /* AIF1TX7_SLOT - [5:0] */
  3191. #define ARIZONA_AIF1TX7_SLOT_WIDTH 6 /* AIF1TX7_SLOT - [5:0] */
  3192. /*
  3193. * R1296 (0x510) - AIF1 Frame Ctrl 10
  3194. */
  3195. #define ARIZONA_AIF1TX8_SLOT_MASK 0x003F /* AIF1TX8_SLOT - [5:0] */
  3196. #define ARIZONA_AIF1TX8_SLOT_SHIFT 0 /* AIF1TX8_SLOT - [5:0] */
  3197. #define ARIZONA_AIF1TX8_SLOT_WIDTH 6 /* AIF1TX8_SLOT - [5:0] */
  3198. /*
  3199. * R1297 (0x511) - AIF1 Frame Ctrl 11
  3200. */
  3201. #define ARIZONA_AIF1RX1_SLOT_MASK 0x003F /* AIF1RX1_SLOT - [5:0] */
  3202. #define ARIZONA_AIF1RX1_SLOT_SHIFT 0 /* AIF1RX1_SLOT - [5:0] */
  3203. #define ARIZONA_AIF1RX1_SLOT_WIDTH 6 /* AIF1RX1_SLOT - [5:0] */
  3204. /*
  3205. * R1298 (0x512) - AIF1 Frame Ctrl 12
  3206. */
  3207. #define ARIZONA_AIF1RX2_SLOT_MASK 0x003F /* AIF1RX2_SLOT - [5:0] */
  3208. #define ARIZONA_AIF1RX2_SLOT_SHIFT 0 /* AIF1RX2_SLOT - [5:0] */
  3209. #define ARIZONA_AIF1RX2_SLOT_WIDTH 6 /* AIF1RX2_SLOT - [5:0] */
  3210. /*
  3211. * R1299 (0x513) - AIF1 Frame Ctrl 13
  3212. */
  3213. #define ARIZONA_AIF1RX3_SLOT_MASK 0x003F /* AIF1RX3_SLOT - [5:0] */
  3214. #define ARIZONA_AIF1RX3_SLOT_SHIFT 0 /* AIF1RX3_SLOT - [5:0] */
  3215. #define ARIZONA_AIF1RX3_SLOT_WIDTH 6 /* AIF1RX3_SLOT - [5:0] */
  3216. /*
  3217. * R1300 (0x514) - AIF1 Frame Ctrl 14
  3218. */
  3219. #define ARIZONA_AIF1RX4_SLOT_MASK 0x003F /* AIF1RX4_SLOT - [5:0] */
  3220. #define ARIZONA_AIF1RX4_SLOT_SHIFT 0 /* AIF1RX4_SLOT - [5:0] */
  3221. #define ARIZONA_AIF1RX4_SLOT_WIDTH 6 /* AIF1RX4_SLOT - [5:0] */
  3222. /*
  3223. * R1301 (0x515) - AIF1 Frame Ctrl 15
  3224. */
  3225. #define ARIZONA_AIF1RX5_SLOT_MASK 0x003F /* AIF1RX5_SLOT - [5:0] */
  3226. #define ARIZONA_AIF1RX5_SLOT_SHIFT 0 /* AIF1RX5_SLOT - [5:0] */
  3227. #define ARIZONA_AIF1RX5_SLOT_WIDTH 6 /* AIF1RX5_SLOT - [5:0] */
  3228. /*
  3229. * R1302 (0x516) - AIF1 Frame Ctrl 16
  3230. */
  3231. #define ARIZONA_AIF1RX6_SLOT_MASK 0x003F /* AIF1RX6_SLOT - [5:0] */
  3232. #define ARIZONA_AIF1RX6_SLOT_SHIFT 0 /* AIF1RX6_SLOT - [5:0] */
  3233. #define ARIZONA_AIF1RX6_SLOT_WIDTH 6 /* AIF1RX6_SLOT - [5:0] */
  3234. /*
  3235. * R1303 (0x517) - AIF1 Frame Ctrl 17
  3236. */
  3237. #define ARIZONA_AIF1RX7_SLOT_MASK 0x003F /* AIF1RX7_SLOT - [5:0] */
  3238. #define ARIZONA_AIF1RX7_SLOT_SHIFT 0 /* AIF1RX7_SLOT - [5:0] */
  3239. #define ARIZONA_AIF1RX7_SLOT_WIDTH 6 /* AIF1RX7_SLOT - [5:0] */
  3240. /*
  3241. * R1304 (0x518) - AIF1 Frame Ctrl 18
  3242. */
  3243. #define ARIZONA_AIF1RX8_SLOT_MASK 0x003F /* AIF1RX8_SLOT - [5:0] */
  3244. #define ARIZONA_AIF1RX8_SLOT_SHIFT 0 /* AIF1RX8_SLOT - [5:0] */
  3245. #define ARIZONA_AIF1RX8_SLOT_WIDTH 6 /* AIF1RX8_SLOT - [5:0] */
  3246. /*
  3247. * R1305 (0x519) - AIF1 Tx Enables
  3248. */
  3249. #define ARIZONA_AIF1TX8_ENA 0x0080 /* AIF1TX8_ENA */
  3250. #define ARIZONA_AIF1TX8_ENA_MASK 0x0080 /* AIF1TX8_ENA */
  3251. #define ARIZONA_AIF1TX8_ENA_SHIFT 7 /* AIF1TX8_ENA */
  3252. #define ARIZONA_AIF1TX8_ENA_WIDTH 1 /* AIF1TX8_ENA */
  3253. #define ARIZONA_AIF1TX7_ENA 0x0040 /* AIF1TX7_ENA */
  3254. #define ARIZONA_AIF1TX7_ENA_MASK 0x0040 /* AIF1TX7_ENA */
  3255. #define ARIZONA_AIF1TX7_ENA_SHIFT 6 /* AIF1TX7_ENA */
  3256. #define ARIZONA_AIF1TX7_ENA_WIDTH 1 /* AIF1TX7_ENA */
  3257. #define ARIZONA_AIF1TX6_ENA 0x0020 /* AIF1TX6_ENA */
  3258. #define ARIZONA_AIF1TX6_ENA_MASK 0x0020 /* AIF1TX6_ENA */
  3259. #define ARIZONA_AIF1TX6_ENA_SHIFT 5 /* AIF1TX6_ENA */
  3260. #define ARIZONA_AIF1TX6_ENA_WIDTH 1 /* AIF1TX6_ENA */
  3261. #define ARIZONA_AIF1TX5_ENA 0x0010 /* AIF1TX5_ENA */
  3262. #define ARIZONA_AIF1TX5_ENA_MASK 0x0010 /* AIF1TX5_ENA */
  3263. #define ARIZONA_AIF1TX5_ENA_SHIFT 4 /* AIF1TX5_ENA */
  3264. #define ARIZONA_AIF1TX5_ENA_WIDTH 1 /* AIF1TX5_ENA */
  3265. #define ARIZONA_AIF1TX4_ENA 0x0008 /* AIF1TX4_ENA */
  3266. #define ARIZONA_AIF1TX4_ENA_MASK 0x0008 /* AIF1TX4_ENA */
  3267. #define ARIZONA_AIF1TX4_ENA_SHIFT 3 /* AIF1TX4_ENA */
  3268. #define ARIZONA_AIF1TX4_ENA_WIDTH 1 /* AIF1TX4_ENA */
  3269. #define ARIZONA_AIF1TX3_ENA 0x0004 /* AIF1TX3_ENA */
  3270. #define ARIZONA_AIF1TX3_ENA_MASK 0x0004 /* AIF1TX3_ENA */
  3271. #define ARIZONA_AIF1TX3_ENA_SHIFT 2 /* AIF1TX3_ENA */
  3272. #define ARIZONA_AIF1TX3_ENA_WIDTH 1 /* AIF1TX3_ENA */
  3273. #define ARIZONA_AIF1TX2_ENA 0x0002 /* AIF1TX2_ENA */
  3274. #define ARIZONA_AIF1TX2_ENA_MASK 0x0002 /* AIF1TX2_ENA */
  3275. #define ARIZONA_AIF1TX2_ENA_SHIFT 1 /* AIF1TX2_ENA */
  3276. #define ARIZONA_AIF1TX2_ENA_WIDTH 1 /* AIF1TX2_ENA */
  3277. #define ARIZONA_AIF1TX1_ENA 0x0001 /* AIF1TX1_ENA */
  3278. #define ARIZONA_AIF1TX1_ENA_MASK 0x0001 /* AIF1TX1_ENA */
  3279. #define ARIZONA_AIF1TX1_ENA_SHIFT 0 /* AIF1TX1_ENA */
  3280. #define ARIZONA_AIF1TX1_ENA_WIDTH 1 /* AIF1TX1_ENA */
  3281. /*
  3282. * R1306 (0x51A) - AIF1 Rx Enables
  3283. */
  3284. #define ARIZONA_AIF1RX8_ENA 0x0080 /* AIF1RX8_ENA */
  3285. #define ARIZONA_AIF1RX8_ENA_MASK 0x0080 /* AIF1RX8_ENA */
  3286. #define ARIZONA_AIF1RX8_ENA_SHIFT 7 /* AIF1RX8_ENA */
  3287. #define ARIZONA_AIF1RX8_ENA_WIDTH 1 /* AIF1RX8_ENA */
  3288. #define ARIZONA_AIF1RX7_ENA 0x0040 /* AIF1RX7_ENA */
  3289. #define ARIZONA_AIF1RX7_ENA_MASK 0x0040 /* AIF1RX7_ENA */
  3290. #define ARIZONA_AIF1RX7_ENA_SHIFT 6 /* AIF1RX7_ENA */
  3291. #define ARIZONA_AIF1RX7_ENA_WIDTH 1 /* AIF1RX7_ENA */
  3292. #define ARIZONA_AIF1RX6_ENA 0x0020 /* AIF1RX6_ENA */
  3293. #define ARIZONA_AIF1RX6_ENA_MASK 0x0020 /* AIF1RX6_ENA */
  3294. #define ARIZONA_AIF1RX6_ENA_SHIFT 5 /* AIF1RX6_ENA */
  3295. #define ARIZONA_AIF1RX6_ENA_WIDTH 1 /* AIF1RX6_ENA */
  3296. #define ARIZONA_AIF1RX5_ENA 0x0010 /* AIF1RX5_ENA */
  3297. #define ARIZONA_AIF1RX5_ENA_MASK 0x0010 /* AIF1RX5_ENA */
  3298. #define ARIZONA_AIF1RX5_ENA_SHIFT 4 /* AIF1RX5_ENA */
  3299. #define ARIZONA_AIF1RX5_ENA_WIDTH 1 /* AIF1RX5_ENA */
  3300. #define ARIZONA_AIF1RX4_ENA 0x0008 /* AIF1RX4_ENA */
  3301. #define ARIZONA_AIF1RX4_ENA_MASK 0x0008 /* AIF1RX4_ENA */
  3302. #define ARIZONA_AIF1RX4_ENA_SHIFT 3 /* AIF1RX4_ENA */
  3303. #define ARIZONA_AIF1RX4_ENA_WIDTH 1 /* AIF1RX4_ENA */
  3304. #define ARIZONA_AIF1RX3_ENA 0x0004 /* AIF1RX3_ENA */
  3305. #define ARIZONA_AIF1RX3_ENA_MASK 0x0004 /* AIF1RX3_ENA */
  3306. #define ARIZONA_AIF1RX3_ENA_SHIFT 2 /* AIF1RX3_ENA */
  3307. #define ARIZONA_AIF1RX3_ENA_WIDTH 1 /* AIF1RX3_ENA */
  3308. #define ARIZONA_AIF1RX2_ENA 0x0002 /* AIF1RX2_ENA */
  3309. #define ARIZONA_AIF1RX2_ENA_MASK 0x0002 /* AIF1RX2_ENA */
  3310. #define ARIZONA_AIF1RX2_ENA_SHIFT 1 /* AIF1RX2_ENA */
  3311. #define ARIZONA_AIF1RX2_ENA_WIDTH 1 /* AIF1RX2_ENA */
  3312. #define ARIZONA_AIF1RX1_ENA 0x0001 /* AIF1RX1_ENA */
  3313. #define ARIZONA_AIF1RX1_ENA_MASK 0x0001 /* AIF1RX1_ENA */
  3314. #define ARIZONA_AIF1RX1_ENA_SHIFT 0 /* AIF1RX1_ENA */
  3315. #define ARIZONA_AIF1RX1_ENA_WIDTH 1 /* AIF1RX1_ENA */
  3316. /*
  3317. * R1307 (0x51B) - AIF1 Force Write
  3318. */
  3319. #define ARIZONA_AIF1_FRC_WR 0x0001 /* AIF1_FRC_WR */
  3320. #define ARIZONA_AIF1_FRC_WR_MASK 0x0001 /* AIF1_FRC_WR */
  3321. #define ARIZONA_AIF1_FRC_WR_SHIFT 0 /* AIF1_FRC_WR */
  3322. #define ARIZONA_AIF1_FRC_WR_WIDTH 1 /* AIF1_FRC_WR */
  3323. /*
  3324. * R1344 (0x540) - AIF2 BCLK Ctrl
  3325. */
  3326. #define ARIZONA_AIF2_BCLK_INV 0x0080 /* AIF2_BCLK_INV */
  3327. #define ARIZONA_AIF2_BCLK_INV_MASK 0x0080 /* AIF2_BCLK_INV */
  3328. #define ARIZONA_AIF2_BCLK_INV_SHIFT 7 /* AIF2_BCLK_INV */
  3329. #define ARIZONA_AIF2_BCLK_INV_WIDTH 1 /* AIF2_BCLK_INV */
  3330. #define ARIZONA_AIF2_BCLK_FRC 0x0040 /* AIF2_BCLK_FRC */
  3331. #define ARIZONA_AIF2_BCLK_FRC_MASK 0x0040 /* AIF2_BCLK_FRC */
  3332. #define ARIZONA_AIF2_BCLK_FRC_SHIFT 6 /* AIF2_BCLK_FRC */
  3333. #define ARIZONA_AIF2_BCLK_FRC_WIDTH 1 /* AIF2_BCLK_FRC */
  3334. #define ARIZONA_AIF2_BCLK_MSTR 0x0020 /* AIF2_BCLK_MSTR */
  3335. #define ARIZONA_AIF2_BCLK_MSTR_MASK 0x0020 /* AIF2_BCLK_MSTR */
  3336. #define ARIZONA_AIF2_BCLK_MSTR_SHIFT 5 /* AIF2_BCLK_MSTR */
  3337. #define ARIZONA_AIF2_BCLK_MSTR_WIDTH 1 /* AIF2_BCLK_MSTR */
  3338. #define ARIZONA_AIF2_BCLK_FREQ_MASK 0x001F /* AIF2_BCLK_FREQ - [4:0] */
  3339. #define ARIZONA_AIF2_BCLK_FREQ_SHIFT 0 /* AIF2_BCLK_FREQ - [4:0] */
  3340. #define ARIZONA_AIF2_BCLK_FREQ_WIDTH 5 /* AIF2_BCLK_FREQ - [4:0] */
  3341. /*
  3342. * R1345 (0x541) - AIF2 Tx Pin Ctrl
  3343. */
  3344. #define ARIZONA_AIF2TX_DAT_TRI 0x0020 /* AIF2TX_DAT_TRI */
  3345. #define ARIZONA_AIF2TX_DAT_TRI_MASK 0x0020 /* AIF2TX_DAT_TRI */
  3346. #define ARIZONA_AIF2TX_DAT_TRI_SHIFT 5 /* AIF2TX_DAT_TRI */
  3347. #define ARIZONA_AIF2TX_DAT_TRI_WIDTH 1 /* AIF2TX_DAT_TRI */
  3348. #define ARIZONA_AIF2TX_LRCLK_SRC 0x0008 /* AIF2TX_LRCLK_SRC */
  3349. #define ARIZONA_AIF2TX_LRCLK_SRC_MASK 0x0008 /* AIF2TX_LRCLK_SRC */
  3350. #define ARIZONA_AIF2TX_LRCLK_SRC_SHIFT 3 /* AIF2TX_LRCLK_SRC */
  3351. #define ARIZONA_AIF2TX_LRCLK_SRC_WIDTH 1 /* AIF2TX_LRCLK_SRC */
  3352. #define ARIZONA_AIF2TX_LRCLK_INV 0x0004 /* AIF2TX_LRCLK_INV */
  3353. #define ARIZONA_AIF2TX_LRCLK_INV_MASK 0x0004 /* AIF2TX_LRCLK_INV */
  3354. #define ARIZONA_AIF2TX_LRCLK_INV_SHIFT 2 /* AIF2TX_LRCLK_INV */
  3355. #define ARIZONA_AIF2TX_LRCLK_INV_WIDTH 1 /* AIF2TX_LRCLK_INV */
  3356. #define ARIZONA_AIF2TX_LRCLK_FRC 0x0002 /* AIF2TX_LRCLK_FRC */
  3357. #define ARIZONA_AIF2TX_LRCLK_FRC_MASK 0x0002 /* AIF2TX_LRCLK_FRC */
  3358. #define ARIZONA_AIF2TX_LRCLK_FRC_SHIFT 1 /* AIF2TX_LRCLK_FRC */
  3359. #define ARIZONA_AIF2TX_LRCLK_FRC_WIDTH 1 /* AIF2TX_LRCLK_FRC */
  3360. #define ARIZONA_AIF2TX_LRCLK_MSTR 0x0001 /* AIF2TX_LRCLK_MSTR */
  3361. #define ARIZONA_AIF2TX_LRCLK_MSTR_MASK 0x0001 /* AIF2TX_LRCLK_MSTR */
  3362. #define ARIZONA_AIF2TX_LRCLK_MSTR_SHIFT 0 /* AIF2TX_LRCLK_MSTR */
  3363. #define ARIZONA_AIF2TX_LRCLK_MSTR_WIDTH 1 /* AIF2TX_LRCLK_MSTR */
  3364. /*
  3365. * R1346 (0x542) - AIF2 Rx Pin Ctrl
  3366. */
  3367. #define ARIZONA_AIF2RX_LRCLK_INV 0x0004 /* AIF2RX_LRCLK_INV */
  3368. #define ARIZONA_AIF2RX_LRCLK_INV_MASK 0x0004 /* AIF2RX_LRCLK_INV */
  3369. #define ARIZONA_AIF2RX_LRCLK_INV_SHIFT 2 /* AIF2RX_LRCLK_INV */
  3370. #define ARIZONA_AIF2RX_LRCLK_INV_WIDTH 1 /* AIF2RX_LRCLK_INV */
  3371. #define ARIZONA_AIF2RX_LRCLK_FRC 0x0002 /* AIF2RX_LRCLK_FRC */
  3372. #define ARIZONA_AIF2RX_LRCLK_FRC_MASK 0x0002 /* AIF2RX_LRCLK_FRC */
  3373. #define ARIZONA_AIF2RX_LRCLK_FRC_SHIFT 1 /* AIF2RX_LRCLK_FRC */
  3374. #define ARIZONA_AIF2RX_LRCLK_FRC_WIDTH 1 /* AIF2RX_LRCLK_FRC */
  3375. #define ARIZONA_AIF2RX_LRCLK_MSTR 0x0001 /* AIF2RX_LRCLK_MSTR */
  3376. #define ARIZONA_AIF2RX_LRCLK_MSTR_MASK 0x0001 /* AIF2RX_LRCLK_MSTR */
  3377. #define ARIZONA_AIF2RX_LRCLK_MSTR_SHIFT 0 /* AIF2RX_LRCLK_MSTR */
  3378. #define ARIZONA_AIF2RX_LRCLK_MSTR_WIDTH 1 /* AIF2RX_LRCLK_MSTR */
  3379. /*
  3380. * R1347 (0x543) - AIF2 Rate Ctrl
  3381. */
  3382. #define ARIZONA_AIF2_RATE_MASK 0x7800 /* AIF2_RATE - [14:11] */
  3383. #define ARIZONA_AIF2_RATE_SHIFT 11 /* AIF2_RATE - [14:11] */
  3384. #define ARIZONA_AIF2_RATE_WIDTH 4 /* AIF2_RATE - [14:11] */
  3385. #define ARIZONA_AIF2_TRI 0x0040 /* AIF2_TRI */
  3386. #define ARIZONA_AIF2_TRI_MASK 0x0040 /* AIF2_TRI */
  3387. #define ARIZONA_AIF2_TRI_SHIFT 6 /* AIF2_TRI */
  3388. #define ARIZONA_AIF2_TRI_WIDTH 1 /* AIF2_TRI */
  3389. /*
  3390. * R1348 (0x544) - AIF2 Format
  3391. */
  3392. #define ARIZONA_AIF2_FMT_MASK 0x0007 /* AIF2_FMT - [2:0] */
  3393. #define ARIZONA_AIF2_FMT_SHIFT 0 /* AIF2_FMT - [2:0] */
  3394. #define ARIZONA_AIF2_FMT_WIDTH 3 /* AIF2_FMT - [2:0] */
  3395. /*
  3396. * R1349 (0x545) - AIF2 Tx BCLK Rate
  3397. */
  3398. #define ARIZONA_AIF2TX_BCPF_MASK 0x1FFF /* AIF2TX_BCPF - [12:0] */
  3399. #define ARIZONA_AIF2TX_BCPF_SHIFT 0 /* AIF2TX_BCPF - [12:0] */
  3400. #define ARIZONA_AIF2TX_BCPF_WIDTH 13 /* AIF2TX_BCPF - [12:0] */
  3401. /*
  3402. * R1350 (0x546) - AIF2 Rx BCLK Rate
  3403. */
  3404. #define ARIZONA_AIF2RX_BCPF_MASK 0x1FFF /* AIF2RX_BCPF - [12:0] */
  3405. #define ARIZONA_AIF2RX_BCPF_SHIFT 0 /* AIF2RX_BCPF - [12:0] */
  3406. #define ARIZONA_AIF2RX_BCPF_WIDTH 13 /* AIF2RX_BCPF - [12:0] */
  3407. /*
  3408. * R1351 (0x547) - AIF2 Frame Ctrl 1
  3409. */
  3410. #define ARIZONA_AIF2TX_WL_MASK 0x3F00 /* AIF2TX_WL - [13:8] */
  3411. #define ARIZONA_AIF2TX_WL_SHIFT 8 /* AIF2TX_WL - [13:8] */
  3412. #define ARIZONA_AIF2TX_WL_WIDTH 6 /* AIF2TX_WL - [13:8] */
  3413. #define ARIZONA_AIF2TX_SLOT_LEN_MASK 0x00FF /* AIF2TX_SLOT_LEN - [7:0] */
  3414. #define ARIZONA_AIF2TX_SLOT_LEN_SHIFT 0 /* AIF2TX_SLOT_LEN - [7:0] */
  3415. #define ARIZONA_AIF2TX_SLOT_LEN_WIDTH 8 /* AIF2TX_SLOT_LEN - [7:0] */
  3416. /*
  3417. * R1352 (0x548) - AIF2 Frame Ctrl 2
  3418. */
  3419. #define ARIZONA_AIF2RX_WL_MASK 0x3F00 /* AIF2RX_WL - [13:8] */
  3420. #define ARIZONA_AIF2RX_WL_SHIFT 8 /* AIF2RX_WL - [13:8] */
  3421. #define ARIZONA_AIF2RX_WL_WIDTH 6 /* AIF2RX_WL - [13:8] */
  3422. #define ARIZONA_AIF2RX_SLOT_LEN_MASK 0x00FF /* AIF2RX_SLOT_LEN - [7:0] */
  3423. #define ARIZONA_AIF2RX_SLOT_LEN_SHIFT 0 /* AIF2RX_SLOT_LEN - [7:0] */
  3424. #define ARIZONA_AIF2RX_SLOT_LEN_WIDTH 8 /* AIF2RX_SLOT_LEN - [7:0] */
  3425. /*
  3426. * R1353 (0x549) - AIF2 Frame Ctrl 3
  3427. */
  3428. #define ARIZONA_AIF2TX1_SLOT_MASK 0x003F /* AIF2TX1_SLOT - [5:0] */
  3429. #define ARIZONA_AIF2TX1_SLOT_SHIFT 0 /* AIF2TX1_SLOT - [5:0] */
  3430. #define ARIZONA_AIF2TX1_SLOT_WIDTH 6 /* AIF2TX1_SLOT - [5:0] */
  3431. /*
  3432. * R1354 (0x54A) - AIF2 Frame Ctrl 4
  3433. */
  3434. #define ARIZONA_AIF2TX2_SLOT_MASK 0x003F /* AIF2TX2_SLOT - [5:0] */
  3435. #define ARIZONA_AIF2TX2_SLOT_SHIFT 0 /* AIF2TX2_SLOT - [5:0] */
  3436. #define ARIZONA_AIF2TX2_SLOT_WIDTH 6 /* AIF2TX2_SLOT - [5:0] */
  3437. /*
  3438. * R1361 (0x551) - AIF2 Frame Ctrl 11
  3439. */
  3440. #define ARIZONA_AIF2RX1_SLOT_MASK 0x003F /* AIF2RX1_SLOT - [5:0] */
  3441. #define ARIZONA_AIF2RX1_SLOT_SHIFT 0 /* AIF2RX1_SLOT - [5:0] */
  3442. #define ARIZONA_AIF2RX1_SLOT_WIDTH 6 /* AIF2RX1_SLOT - [5:0] */
  3443. /*
  3444. * R1362 (0x552) - AIF2 Frame Ctrl 12
  3445. */
  3446. #define ARIZONA_AIF2RX2_SLOT_MASK 0x003F /* AIF2RX2_SLOT - [5:0] */
  3447. #define ARIZONA_AIF2RX2_SLOT_SHIFT 0 /* AIF2RX2_SLOT - [5:0] */
  3448. #define ARIZONA_AIF2RX2_SLOT_WIDTH 6 /* AIF2RX2_SLOT - [5:0] */
  3449. /*
  3450. * R1369 (0x559) - AIF2 Tx Enables
  3451. */
  3452. #define ARIZONA_AIF2TX2_ENA 0x0002 /* AIF2TX2_ENA */
  3453. #define ARIZONA_AIF2TX2_ENA_MASK 0x0002 /* AIF2TX2_ENA */
  3454. #define ARIZONA_AIF2TX2_ENA_SHIFT 1 /* AIF2TX2_ENA */
  3455. #define ARIZONA_AIF2TX2_ENA_WIDTH 1 /* AIF2TX2_ENA */
  3456. #define ARIZONA_AIF2TX1_ENA 0x0001 /* AIF2TX1_ENA */
  3457. #define ARIZONA_AIF2TX1_ENA_MASK 0x0001 /* AIF2TX1_ENA */
  3458. #define ARIZONA_AIF2TX1_ENA_SHIFT 0 /* AIF2TX1_ENA */
  3459. #define ARIZONA_AIF2TX1_ENA_WIDTH 1 /* AIF2TX1_ENA */
  3460. /*
  3461. * R1370 (0x55A) - AIF2 Rx Enables
  3462. */
  3463. #define ARIZONA_AIF2RX2_ENA 0x0002 /* AIF2RX2_ENA */
  3464. #define ARIZONA_AIF2RX2_ENA_MASK 0x0002 /* AIF2RX2_ENA */
  3465. #define ARIZONA_AIF2RX2_ENA_SHIFT 1 /* AIF2RX2_ENA */
  3466. #define ARIZONA_AIF2RX2_ENA_WIDTH 1 /* AIF2RX2_ENA */
  3467. #define ARIZONA_AIF2RX1_ENA 0x0001 /* AIF2RX1_ENA */
  3468. #define ARIZONA_AIF2RX1_ENA_MASK 0x0001 /* AIF2RX1_ENA */
  3469. #define ARIZONA_AIF2RX1_ENA_SHIFT 0 /* AIF2RX1_ENA */
  3470. #define ARIZONA_AIF2RX1_ENA_WIDTH 1 /* AIF2RX1_ENA */
  3471. /*
  3472. * R1371 (0x55B) - AIF2 Force Write
  3473. */
  3474. #define ARIZONA_AIF2_FRC_WR 0x0001 /* AIF2_FRC_WR */
  3475. #define ARIZONA_AIF2_FRC_WR_MASK 0x0001 /* AIF2_FRC_WR */
  3476. #define ARIZONA_AIF2_FRC_WR_SHIFT 0 /* AIF2_FRC_WR */
  3477. #define ARIZONA_AIF2_FRC_WR_WIDTH 1 /* AIF2_FRC_WR */
  3478. /*
  3479. * R1408 (0x580) - AIF3 BCLK Ctrl
  3480. */
  3481. #define ARIZONA_AIF3_BCLK_INV 0x0080 /* AIF3_BCLK_INV */
  3482. #define ARIZONA_AIF3_BCLK_INV_MASK 0x0080 /* AIF3_BCLK_INV */
  3483. #define ARIZONA_AIF3_BCLK_INV_SHIFT 7 /* AIF3_BCLK_INV */
  3484. #define ARIZONA_AIF3_BCLK_INV_WIDTH 1 /* AIF3_BCLK_INV */
  3485. #define ARIZONA_AIF3_BCLK_FRC 0x0040 /* AIF3_BCLK_FRC */
  3486. #define ARIZONA_AIF3_BCLK_FRC_MASK 0x0040 /* AIF3_BCLK_FRC */
  3487. #define ARIZONA_AIF3_BCLK_FRC_SHIFT 6 /* AIF3_BCLK_FRC */
  3488. #define ARIZONA_AIF3_BCLK_FRC_WIDTH 1 /* AIF3_BCLK_FRC */
  3489. #define ARIZONA_AIF3_BCLK_MSTR 0x0020 /* AIF3_BCLK_MSTR */
  3490. #define ARIZONA_AIF3_BCLK_MSTR_MASK 0x0020 /* AIF3_BCLK_MSTR */
  3491. #define ARIZONA_AIF3_BCLK_MSTR_SHIFT 5 /* AIF3_BCLK_MSTR */
  3492. #define ARIZONA_AIF3_BCLK_MSTR_WIDTH 1 /* AIF3_BCLK_MSTR */
  3493. #define ARIZONA_AIF3_BCLK_FREQ_MASK 0x001F /* AIF3_BCLK_FREQ - [4:0] */
  3494. #define ARIZONA_AIF3_BCLK_FREQ_SHIFT 0 /* AIF3_BCLK_FREQ - [4:0] */
  3495. #define ARIZONA_AIF3_BCLK_FREQ_WIDTH 5 /* AIF3_BCLK_FREQ - [4:0] */
  3496. /*
  3497. * R1409 (0x581) - AIF3 Tx Pin Ctrl
  3498. */
  3499. #define ARIZONA_AIF3TX_DAT_TRI 0x0020 /* AIF3TX_DAT_TRI */
  3500. #define ARIZONA_AIF3TX_DAT_TRI_MASK 0x0020 /* AIF3TX_DAT_TRI */
  3501. #define ARIZONA_AIF3TX_DAT_TRI_SHIFT 5 /* AIF3TX_DAT_TRI */
  3502. #define ARIZONA_AIF3TX_DAT_TRI_WIDTH 1 /* AIF3TX_DAT_TRI */
  3503. #define ARIZONA_AIF3TX_LRCLK_SRC 0x0008 /* AIF3TX_LRCLK_SRC */
  3504. #define ARIZONA_AIF3TX_LRCLK_SRC_MASK 0x0008 /* AIF3TX_LRCLK_SRC */
  3505. #define ARIZONA_AIF3TX_LRCLK_SRC_SHIFT 3 /* AIF3TX_LRCLK_SRC */
  3506. #define ARIZONA_AIF3TX_LRCLK_SRC_WIDTH 1 /* AIF3TX_LRCLK_SRC */
  3507. #define ARIZONA_AIF3TX_LRCLK_INV 0x0004 /* AIF3TX_LRCLK_INV */
  3508. #define ARIZONA_AIF3TX_LRCLK_INV_MASK 0x0004 /* AIF3TX_LRCLK_INV */
  3509. #define ARIZONA_AIF3TX_LRCLK_INV_SHIFT 2 /* AIF3TX_LRCLK_INV */
  3510. #define ARIZONA_AIF3TX_LRCLK_INV_WIDTH 1 /* AIF3TX_LRCLK_INV */
  3511. #define ARIZONA_AIF3TX_LRCLK_FRC 0x0002 /* AIF3TX_LRCLK_FRC */
  3512. #define ARIZONA_AIF3TX_LRCLK_FRC_MASK 0x0002 /* AIF3TX_LRCLK_FRC */
  3513. #define ARIZONA_AIF3TX_LRCLK_FRC_SHIFT 1 /* AIF3TX_LRCLK_FRC */
  3514. #define ARIZONA_AIF3TX_LRCLK_FRC_WIDTH 1 /* AIF3TX_LRCLK_FRC */
  3515. #define ARIZONA_AIF3TX_LRCLK_MSTR 0x0001 /* AIF3TX_LRCLK_MSTR */
  3516. #define ARIZONA_AIF3TX_LRCLK_MSTR_MASK 0x0001 /* AIF3TX_LRCLK_MSTR */
  3517. #define ARIZONA_AIF3TX_LRCLK_MSTR_SHIFT 0 /* AIF3TX_LRCLK_MSTR */
  3518. #define ARIZONA_AIF3TX_LRCLK_MSTR_WIDTH 1 /* AIF3TX_LRCLK_MSTR */
  3519. /*
  3520. * R1410 (0x582) - AIF3 Rx Pin Ctrl
  3521. */
  3522. #define ARIZONA_AIF3RX_LRCLK_INV 0x0004 /* AIF3RX_LRCLK_INV */
  3523. #define ARIZONA_AIF3RX_LRCLK_INV_MASK 0x0004 /* AIF3RX_LRCLK_INV */
  3524. #define ARIZONA_AIF3RX_LRCLK_INV_SHIFT 2 /* AIF3RX_LRCLK_INV */
  3525. #define ARIZONA_AIF3RX_LRCLK_INV_WIDTH 1 /* AIF3RX_LRCLK_INV */
  3526. #define ARIZONA_AIF3RX_LRCLK_FRC 0x0002 /* AIF3RX_LRCLK_FRC */
  3527. #define ARIZONA_AIF3RX_LRCLK_FRC_MASK 0x0002 /* AIF3RX_LRCLK_FRC */
  3528. #define ARIZONA_AIF3RX_LRCLK_FRC_SHIFT 1 /* AIF3RX_LRCLK_FRC */
  3529. #define ARIZONA_AIF3RX_LRCLK_FRC_WIDTH 1 /* AIF3RX_LRCLK_FRC */
  3530. #define ARIZONA_AIF3RX_LRCLK_MSTR 0x0001 /* AIF3RX_LRCLK_MSTR */
  3531. #define ARIZONA_AIF3RX_LRCLK_MSTR_MASK 0x0001 /* AIF3RX_LRCLK_MSTR */
  3532. #define ARIZONA_AIF3RX_LRCLK_MSTR_SHIFT 0 /* AIF3RX_LRCLK_MSTR */
  3533. #define ARIZONA_AIF3RX_LRCLK_MSTR_WIDTH 1 /* AIF3RX_LRCLK_MSTR */
  3534. /*
  3535. * R1411 (0x583) - AIF3 Rate Ctrl
  3536. */
  3537. #define ARIZONA_AIF3_RATE_MASK 0x7800 /* AIF3_RATE - [14:11] */
  3538. #define ARIZONA_AIF3_RATE_SHIFT 11 /* AIF3_RATE - [14:11] */
  3539. #define ARIZONA_AIF3_RATE_WIDTH 4 /* AIF3_RATE - [14:11] */
  3540. #define ARIZONA_AIF3_TRI 0x0040 /* AIF3_TRI */
  3541. #define ARIZONA_AIF3_TRI_MASK 0x0040 /* AIF3_TRI */
  3542. #define ARIZONA_AIF3_TRI_SHIFT 6 /* AIF3_TRI */
  3543. #define ARIZONA_AIF3_TRI_WIDTH 1 /* AIF3_TRI */
  3544. /*
  3545. * R1412 (0x584) - AIF3 Format
  3546. */
  3547. #define ARIZONA_AIF3_FMT_MASK 0x0007 /* AIF3_FMT - [2:0] */
  3548. #define ARIZONA_AIF3_FMT_SHIFT 0 /* AIF3_FMT - [2:0] */
  3549. #define ARIZONA_AIF3_FMT_WIDTH 3 /* AIF3_FMT - [2:0] */
  3550. /*
  3551. * R1413 (0x585) - AIF3 Tx BCLK Rate
  3552. */
  3553. #define ARIZONA_AIF3TX_BCPF_MASK 0x1FFF /* AIF3TX_BCPF - [12:0] */
  3554. #define ARIZONA_AIF3TX_BCPF_SHIFT 0 /* AIF3TX_BCPF - [12:0] */
  3555. #define ARIZONA_AIF3TX_BCPF_WIDTH 13 /* AIF3TX_BCPF - [12:0] */
  3556. /*
  3557. * R1414 (0x586) - AIF3 Rx BCLK Rate
  3558. */
  3559. #define ARIZONA_AIF3RX_BCPF_MASK 0x1FFF /* AIF3RX_BCPF - [12:0] */
  3560. #define ARIZONA_AIF3RX_BCPF_SHIFT 0 /* AIF3RX_BCPF - [12:0] */
  3561. #define ARIZONA_AIF3RX_BCPF_WIDTH 13 /* AIF3RX_BCPF - [12:0] */
  3562. /*
  3563. * R1415 (0x587) - AIF3 Frame Ctrl 1
  3564. */
  3565. #define ARIZONA_AIF3TX_WL_MASK 0x3F00 /* AIF3TX_WL - [13:8] */
  3566. #define ARIZONA_AIF3TX_WL_SHIFT 8 /* AIF3TX_WL - [13:8] */
  3567. #define ARIZONA_AIF3TX_WL_WIDTH 6 /* AIF3TX_WL - [13:8] */
  3568. #define ARIZONA_AIF3TX_SLOT_LEN_MASK 0x00FF /* AIF3TX_SLOT_LEN - [7:0] */
  3569. #define ARIZONA_AIF3TX_SLOT_LEN_SHIFT 0 /* AIF3TX_SLOT_LEN - [7:0] */
  3570. #define ARIZONA_AIF3TX_SLOT_LEN_WIDTH 8 /* AIF3TX_SLOT_LEN - [7:0] */
  3571. /*
  3572. * R1416 (0x588) - AIF3 Frame Ctrl 2
  3573. */
  3574. #define ARIZONA_AIF3RX_WL_MASK 0x3F00 /* AIF3RX_WL - [13:8] */
  3575. #define ARIZONA_AIF3RX_WL_SHIFT 8 /* AIF3RX_WL - [13:8] */
  3576. #define ARIZONA_AIF3RX_WL_WIDTH 6 /* AIF3RX_WL - [13:8] */
  3577. #define ARIZONA_AIF3RX_SLOT_LEN_MASK 0x00FF /* AIF3RX_SLOT_LEN - [7:0] */
  3578. #define ARIZONA_AIF3RX_SLOT_LEN_SHIFT 0 /* AIF3RX_SLOT_LEN - [7:0] */
  3579. #define ARIZONA_AIF3RX_SLOT_LEN_WIDTH 8 /* AIF3RX_SLOT_LEN - [7:0] */
  3580. /*
  3581. * R1417 (0x589) - AIF3 Frame Ctrl 3
  3582. */
  3583. #define ARIZONA_AIF3TX1_SLOT_MASK 0x003F /* AIF3TX1_SLOT - [5:0] */
  3584. #define ARIZONA_AIF3TX1_SLOT_SHIFT 0 /* AIF3TX1_SLOT - [5:0] */
  3585. #define ARIZONA_AIF3TX1_SLOT_WIDTH 6 /* AIF3TX1_SLOT - [5:0] */
  3586. /*
  3587. * R1418 (0x58A) - AIF3 Frame Ctrl 4
  3588. */
  3589. #define ARIZONA_AIF3TX2_SLOT_MASK 0x003F /* AIF3TX2_SLOT - [5:0] */
  3590. #define ARIZONA_AIF3TX2_SLOT_SHIFT 0 /* AIF3TX2_SLOT - [5:0] */
  3591. #define ARIZONA_AIF3TX2_SLOT_WIDTH 6 /* AIF3TX2_SLOT - [5:0] */
  3592. /*
  3593. * R1425 (0x591) - AIF3 Frame Ctrl 11
  3594. */
  3595. #define ARIZONA_AIF3RX1_SLOT_MASK 0x003F /* AIF3RX1_SLOT - [5:0] */
  3596. #define ARIZONA_AIF3RX1_SLOT_SHIFT 0 /* AIF3RX1_SLOT - [5:0] */
  3597. #define ARIZONA_AIF3RX1_SLOT_WIDTH 6 /* AIF3RX1_SLOT - [5:0] */
  3598. /*
  3599. * R1426 (0x592) - AIF3 Frame Ctrl 12
  3600. */
  3601. #define ARIZONA_AIF3RX2_SLOT_MASK 0x003F /* AIF3RX2_SLOT - [5:0] */
  3602. #define ARIZONA_AIF3RX2_SLOT_SHIFT 0 /* AIF3RX2_SLOT - [5:0] */
  3603. #define ARIZONA_AIF3RX2_SLOT_WIDTH 6 /* AIF3RX2_SLOT - [5:0] */
  3604. /*
  3605. * R1433 (0x599) - AIF3 Tx Enables
  3606. */
  3607. #define ARIZONA_AIF3TX2_ENA 0x0002 /* AIF3TX2_ENA */
  3608. #define ARIZONA_AIF3TX2_ENA_MASK 0x0002 /* AIF3TX2_ENA */
  3609. #define ARIZONA_AIF3TX2_ENA_SHIFT 1 /* AIF3TX2_ENA */
  3610. #define ARIZONA_AIF3TX2_ENA_WIDTH 1 /* AIF3TX2_ENA */
  3611. #define ARIZONA_AIF3TX1_ENA 0x0001 /* AIF3TX1_ENA */
  3612. #define ARIZONA_AIF3TX1_ENA_MASK 0x0001 /* AIF3TX1_ENA */
  3613. #define ARIZONA_AIF3TX1_ENA_SHIFT 0 /* AIF3TX1_ENA */
  3614. #define ARIZONA_AIF3TX1_ENA_WIDTH 1 /* AIF3TX1_ENA */
  3615. /*
  3616. * R1434 (0x59A) - AIF3 Rx Enables
  3617. */
  3618. #define ARIZONA_AIF3RX2_ENA 0x0002 /* AIF3RX2_ENA */
  3619. #define ARIZONA_AIF3RX2_ENA_MASK 0x0002 /* AIF3RX2_ENA */
  3620. #define ARIZONA_AIF3RX2_ENA_SHIFT 1 /* AIF3RX2_ENA */
  3621. #define ARIZONA_AIF3RX2_ENA_WIDTH 1 /* AIF3RX2_ENA */
  3622. #define ARIZONA_AIF3RX1_ENA 0x0001 /* AIF3RX1_ENA */
  3623. #define ARIZONA_AIF3RX1_ENA_MASK 0x0001 /* AIF3RX1_ENA */
  3624. #define ARIZONA_AIF3RX1_ENA_SHIFT 0 /* AIF3RX1_ENA */
  3625. #define ARIZONA_AIF3RX1_ENA_WIDTH 1 /* AIF3RX1_ENA */
  3626. /*
  3627. * R1435 (0x59B) - AIF3 Force Write
  3628. */
  3629. #define ARIZONA_AIF3_FRC_WR 0x0001 /* AIF3_FRC_WR */
  3630. #define ARIZONA_AIF3_FRC_WR_MASK 0x0001 /* AIF3_FRC_WR */
  3631. #define ARIZONA_AIF3_FRC_WR_SHIFT 0 /* AIF3_FRC_WR */
  3632. #define ARIZONA_AIF3_FRC_WR_WIDTH 1 /* AIF3_FRC_WR */
  3633. /*
  3634. * R1507 (0x5E3) - SLIMbus Framer Ref Gear
  3635. */
  3636. #define ARIZONA_SLIMCLK_SRC 0x0010 /* SLIMCLK_SRC */
  3637. #define ARIZONA_SLIMCLK_SRC_MASK 0x0010 /* SLIMCLK_SRC */
  3638. #define ARIZONA_SLIMCLK_SRC_SHIFT 4 /* SLIMCLK_SRC */
  3639. #define ARIZONA_SLIMCLK_SRC_WIDTH 1 /* SLIMCLK_SRC */
  3640. #define ARIZONA_FRAMER_REF_GEAR_MASK 0x000F /* FRAMER_REF_GEAR - [3:0] */
  3641. #define ARIZONA_FRAMER_REF_GEAR_SHIFT 0 /* FRAMER_REF_GEAR - [3:0] */
  3642. #define ARIZONA_FRAMER_REF_GEAR_WIDTH 4 /* FRAMER_REF_GEAR - [3:0] */
  3643. /*
  3644. * R1509 (0x5E5) - SLIMbus Rates 1
  3645. */
  3646. #define ARIZONA_SLIMRX2_RATE_MASK 0x7800 /* SLIMRX2_RATE - [14:11] */
  3647. #define ARIZONA_SLIMRX2_RATE_SHIFT 11 /* SLIMRX2_RATE - [14:11] */
  3648. #define ARIZONA_SLIMRX2_RATE_WIDTH 4 /* SLIMRX2_RATE - [14:11] */
  3649. #define ARIZONA_SLIMRX1_RATE_MASK 0x0078 /* SLIMRX1_RATE - [6:3] */
  3650. #define ARIZONA_SLIMRX1_RATE_SHIFT 3 /* SLIMRX1_RATE - [6:3] */
  3651. #define ARIZONA_SLIMRX1_RATE_WIDTH 4 /* SLIMRX1_RATE - [6:3] */
  3652. /*
  3653. * R1510 (0x5E6) - SLIMbus Rates 2
  3654. */
  3655. #define ARIZONA_SLIMRX4_RATE_MASK 0x7800 /* SLIMRX4_RATE - [14:11] */
  3656. #define ARIZONA_SLIMRX4_RATE_SHIFT 11 /* SLIMRX4_RATE - [14:11] */
  3657. #define ARIZONA_SLIMRX4_RATE_WIDTH 4 /* SLIMRX4_RATE - [14:11] */
  3658. #define ARIZONA_SLIMRX3_RATE_MASK 0x0078 /* SLIMRX3_RATE - [6:3] */
  3659. #define ARIZONA_SLIMRX3_RATE_SHIFT 3 /* SLIMRX3_RATE - [6:3] */
  3660. #define ARIZONA_SLIMRX3_RATE_WIDTH 4 /* SLIMRX3_RATE - [6:3] */
  3661. /*
  3662. * R1511 (0x5E7) - SLIMbus Rates 3
  3663. */
  3664. #define ARIZONA_SLIMRX6_RATE_MASK 0x7800 /* SLIMRX6_RATE - [14:11] */
  3665. #define ARIZONA_SLIMRX6_RATE_SHIFT 11 /* SLIMRX6_RATE - [14:11] */
  3666. #define ARIZONA_SLIMRX6_RATE_WIDTH 4 /* SLIMRX6_RATE - [14:11] */
  3667. #define ARIZONA_SLIMRX5_RATE_MASK 0x0078 /* SLIMRX5_RATE - [6:3] */
  3668. #define ARIZONA_SLIMRX5_RATE_SHIFT 3 /* SLIMRX5_RATE - [6:3] */
  3669. #define ARIZONA_SLIMRX5_RATE_WIDTH 4 /* SLIMRX5_RATE - [6:3] */
  3670. /*
  3671. * R1512 (0x5E8) - SLIMbus Rates 4
  3672. */
  3673. #define ARIZONA_SLIMRX8_RATE_MASK 0x7800 /* SLIMRX8_RATE - [14:11] */
  3674. #define ARIZONA_SLIMRX8_RATE_SHIFT 11 /* SLIMRX8_RATE - [14:11] */
  3675. #define ARIZONA_SLIMRX8_RATE_WIDTH 4 /* SLIMRX8_RATE - [14:11] */
  3676. #define ARIZONA_SLIMRX7_RATE_MASK 0x0078 /* SLIMRX7_RATE - [6:3] */
  3677. #define ARIZONA_SLIMRX7_RATE_SHIFT 3 /* SLIMRX7_RATE - [6:3] */
  3678. #define ARIZONA_SLIMRX7_RATE_WIDTH 4 /* SLIMRX7_RATE - [6:3] */
  3679. /*
  3680. * R1513 (0x5E9) - SLIMbus Rates 5
  3681. */
  3682. #define ARIZONA_SLIMTX2_RATE_MASK 0x7800 /* SLIMTX2_RATE - [14:11] */
  3683. #define ARIZONA_SLIMTX2_RATE_SHIFT 11 /* SLIMTX2_RATE - [14:11] */
  3684. #define ARIZONA_SLIMTX2_RATE_WIDTH 4 /* SLIMTX2_RATE - [14:11] */
  3685. #define ARIZONA_SLIMTX1_RATE_MASK 0x0078 /* SLIMTX1_RATE - [6:3] */
  3686. #define ARIZONA_SLIMTX1_RATE_SHIFT 3 /* SLIMTX1_RATE - [6:3] */
  3687. #define ARIZONA_SLIMTX1_RATE_WIDTH 4 /* SLIMTX1_RATE - [6:3] */
  3688. /*
  3689. * R1514 (0x5EA) - SLIMbus Rates 6
  3690. */
  3691. #define ARIZONA_SLIMTX4_RATE_MASK 0x7800 /* SLIMTX4_RATE - [14:11] */
  3692. #define ARIZONA_SLIMTX4_RATE_SHIFT 11 /* SLIMTX4_RATE - [14:11] */
  3693. #define ARIZONA_SLIMTX4_RATE_WIDTH 4 /* SLIMTX4_RATE - [14:11] */
  3694. #define ARIZONA_SLIMTX3_RATE_MASK 0x0078 /* SLIMTX3_RATE - [6:3] */
  3695. #define ARIZONA_SLIMTX3_RATE_SHIFT 3 /* SLIMTX3_RATE - [6:3] */
  3696. #define ARIZONA_SLIMTX3_RATE_WIDTH 4 /* SLIMTX3_RATE - [6:3] */
  3697. /*
  3698. * R1515 (0x5EB) - SLIMbus Rates 7
  3699. */
  3700. #define ARIZONA_SLIMTX6_RATE_MASK 0x7800 /* SLIMTX6_RATE - [14:11] */
  3701. #define ARIZONA_SLIMTX6_RATE_SHIFT 11 /* SLIMTX6_RATE - [14:11] */
  3702. #define ARIZONA_SLIMTX6_RATE_WIDTH 4 /* SLIMTX6_RATE - [14:11] */
  3703. #define ARIZONA_SLIMTX5_RATE_MASK 0x0078 /* SLIMTX5_RATE - [6:3] */
  3704. #define ARIZONA_SLIMTX5_RATE_SHIFT 3 /* SLIMTX5_RATE - [6:3] */
  3705. #define ARIZONA_SLIMTX5_RATE_WIDTH 4 /* SLIMTX5_RATE - [6:3] */
  3706. /*
  3707. * R1516 (0x5EC) - SLIMbus Rates 8
  3708. */
  3709. #define ARIZONA_SLIMTX8_RATE_MASK 0x7800 /* SLIMTX8_RATE - [14:11] */
  3710. #define ARIZONA_SLIMTX8_RATE_SHIFT 11 /* SLIMTX8_RATE - [14:11] */
  3711. #define ARIZONA_SLIMTX8_RATE_WIDTH 4 /* SLIMTX8_RATE - [14:11] */
  3712. #define ARIZONA_SLIMTX7_RATE_MASK 0x0078 /* SLIMTX7_RATE - [6:3] */
  3713. #define ARIZONA_SLIMTX7_RATE_SHIFT 3 /* SLIMTX7_RATE - [6:3] */
  3714. #define ARIZONA_SLIMTX7_RATE_WIDTH 4 /* SLIMTX7_RATE - [6:3] */
  3715. /*
  3716. * R1525 (0x5F5) - SLIMbus RX Channel Enable
  3717. */
  3718. #define ARIZONA_SLIMRX8_ENA 0x0080 /* SLIMRX8_ENA */
  3719. #define ARIZONA_SLIMRX8_ENA_MASK 0x0080 /* SLIMRX8_ENA */
  3720. #define ARIZONA_SLIMRX8_ENA_SHIFT 7 /* SLIMRX8_ENA */
  3721. #define ARIZONA_SLIMRX8_ENA_WIDTH 1 /* SLIMRX8_ENA */
  3722. #define ARIZONA_SLIMRX7_ENA 0x0040 /* SLIMRX7_ENA */
  3723. #define ARIZONA_SLIMRX7_ENA_MASK 0x0040 /* SLIMRX7_ENA */
  3724. #define ARIZONA_SLIMRX7_ENA_SHIFT 6 /* SLIMRX7_ENA */
  3725. #define ARIZONA_SLIMRX7_ENA_WIDTH 1 /* SLIMRX7_ENA */
  3726. #define ARIZONA_SLIMRX6_ENA 0x0020 /* SLIMRX6_ENA */
  3727. #define ARIZONA_SLIMRX6_ENA_MASK 0x0020 /* SLIMRX6_ENA */
  3728. #define ARIZONA_SLIMRX6_ENA_SHIFT 5 /* SLIMRX6_ENA */
  3729. #define ARIZONA_SLIMRX6_ENA_WIDTH 1 /* SLIMRX6_ENA */
  3730. #define ARIZONA_SLIMRX5_ENA 0x0010 /* SLIMRX5_ENA */
  3731. #define ARIZONA_SLIMRX5_ENA_MASK 0x0010 /* SLIMRX5_ENA */
  3732. #define ARIZONA_SLIMRX5_ENA_SHIFT 4 /* SLIMRX5_ENA */
  3733. #define ARIZONA_SLIMRX5_ENA_WIDTH 1 /* SLIMRX5_ENA */
  3734. #define ARIZONA_SLIMRX4_ENA 0x0008 /* SLIMRX4_ENA */
  3735. #define ARIZONA_SLIMRX4_ENA_MASK 0x0008 /* SLIMRX4_ENA */
  3736. #define ARIZONA_SLIMRX4_ENA_SHIFT 3 /* SLIMRX4_ENA */
  3737. #define ARIZONA_SLIMRX4_ENA_WIDTH 1 /* SLIMRX4_ENA */
  3738. #define ARIZONA_SLIMRX3_ENA 0x0004 /* SLIMRX3_ENA */
  3739. #define ARIZONA_SLIMRX3_ENA_MASK 0x0004 /* SLIMRX3_ENA */
  3740. #define ARIZONA_SLIMRX3_ENA_SHIFT 2 /* SLIMRX3_ENA */
  3741. #define ARIZONA_SLIMRX3_ENA_WIDTH 1 /* SLIMRX3_ENA */
  3742. #define ARIZONA_SLIMRX2_ENA 0x0002 /* SLIMRX2_ENA */
  3743. #define ARIZONA_SLIMRX2_ENA_MASK 0x0002 /* SLIMRX2_ENA */
  3744. #define ARIZONA_SLIMRX2_ENA_SHIFT 1 /* SLIMRX2_ENA */
  3745. #define ARIZONA_SLIMRX2_ENA_WIDTH 1 /* SLIMRX2_ENA */
  3746. #define ARIZONA_SLIMRX1_ENA 0x0001 /* SLIMRX1_ENA */
  3747. #define ARIZONA_SLIMRX1_ENA_MASK 0x0001 /* SLIMRX1_ENA */
  3748. #define ARIZONA_SLIMRX1_ENA_SHIFT 0 /* SLIMRX1_ENA */
  3749. #define ARIZONA_SLIMRX1_ENA_WIDTH 1 /* SLIMRX1_ENA */
  3750. /*
  3751. * R1526 (0x5F6) - SLIMbus TX Channel Enable
  3752. */
  3753. #define ARIZONA_SLIMTX8_ENA 0x0080 /* SLIMTX8_ENA */
  3754. #define ARIZONA_SLIMTX8_ENA_MASK 0x0080 /* SLIMTX8_ENA */
  3755. #define ARIZONA_SLIMTX8_ENA_SHIFT 7 /* SLIMTX8_ENA */
  3756. #define ARIZONA_SLIMTX8_ENA_WIDTH 1 /* SLIMTX8_ENA */
  3757. #define ARIZONA_SLIMTX7_ENA 0x0040 /* SLIMTX7_ENA */
  3758. #define ARIZONA_SLIMTX7_ENA_MASK 0x0040 /* SLIMTX7_ENA */
  3759. #define ARIZONA_SLIMTX7_ENA_SHIFT 6 /* SLIMTX7_ENA */
  3760. #define ARIZONA_SLIMTX7_ENA_WIDTH 1 /* SLIMTX7_ENA */
  3761. #define ARIZONA_SLIMTX6_ENA 0x0020 /* SLIMTX6_ENA */
  3762. #define ARIZONA_SLIMTX6_ENA_MASK 0x0020 /* SLIMTX6_ENA */
  3763. #define ARIZONA_SLIMTX6_ENA_SHIFT 5 /* SLIMTX6_ENA */
  3764. #define ARIZONA_SLIMTX6_ENA_WIDTH 1 /* SLIMTX6_ENA */
  3765. #define ARIZONA_SLIMTX5_ENA 0x0010 /* SLIMTX5_ENA */
  3766. #define ARIZONA_SLIMTX5_ENA_MASK 0x0010 /* SLIMTX5_ENA */
  3767. #define ARIZONA_SLIMTX5_ENA_SHIFT 4 /* SLIMTX5_ENA */
  3768. #define ARIZONA_SLIMTX5_ENA_WIDTH 1 /* SLIMTX5_ENA */
  3769. #define ARIZONA_SLIMTX4_ENA 0x0008 /* SLIMTX4_ENA */
  3770. #define ARIZONA_SLIMTX4_ENA_MASK 0x0008 /* SLIMTX4_ENA */
  3771. #define ARIZONA_SLIMTX4_ENA_SHIFT 3 /* SLIMTX4_ENA */
  3772. #define ARIZONA_SLIMTX4_ENA_WIDTH 1 /* SLIMTX4_ENA */
  3773. #define ARIZONA_SLIMTX3_ENA 0x0004 /* SLIMTX3_ENA */
  3774. #define ARIZONA_SLIMTX3_ENA_MASK 0x0004 /* SLIMTX3_ENA */
  3775. #define ARIZONA_SLIMTX3_ENA_SHIFT 2 /* SLIMTX3_ENA */
  3776. #define ARIZONA_SLIMTX3_ENA_WIDTH 1 /* SLIMTX3_ENA */
  3777. #define ARIZONA_SLIMTX2_ENA 0x0002 /* SLIMTX2_ENA */
  3778. #define ARIZONA_SLIMTX2_ENA_MASK 0x0002 /* SLIMTX2_ENA */
  3779. #define ARIZONA_SLIMTX2_ENA_SHIFT 1 /* SLIMTX2_ENA */
  3780. #define ARIZONA_SLIMTX2_ENA_WIDTH 1 /* SLIMTX2_ENA */
  3781. #define ARIZONA_SLIMTX1_ENA 0x0001 /* SLIMTX1_ENA */
  3782. #define ARIZONA_SLIMTX1_ENA_MASK 0x0001 /* SLIMTX1_ENA */
  3783. #define ARIZONA_SLIMTX1_ENA_SHIFT 0 /* SLIMTX1_ENA */
  3784. #define ARIZONA_SLIMTX1_ENA_WIDTH 1 /* SLIMTX1_ENA */
  3785. /*
  3786. * R1527 (0x5F7) - SLIMbus RX Port Status
  3787. */
  3788. #define ARIZONA_SLIMRX8_PORT_STS 0x0080 /* SLIMRX8_PORT_STS */
  3789. #define ARIZONA_SLIMRX8_PORT_STS_MASK 0x0080 /* SLIMRX8_PORT_STS */
  3790. #define ARIZONA_SLIMRX8_PORT_STS_SHIFT 7 /* SLIMRX8_PORT_STS */
  3791. #define ARIZONA_SLIMRX8_PORT_STS_WIDTH 1 /* SLIMRX8_PORT_STS */
  3792. #define ARIZONA_SLIMRX7_PORT_STS 0x0040 /* SLIMRX7_PORT_STS */
  3793. #define ARIZONA_SLIMRX7_PORT_STS_MASK 0x0040 /* SLIMRX7_PORT_STS */
  3794. #define ARIZONA_SLIMRX7_PORT_STS_SHIFT 6 /* SLIMRX7_PORT_STS */
  3795. #define ARIZONA_SLIMRX7_PORT_STS_WIDTH 1 /* SLIMRX7_PORT_STS */
  3796. #define ARIZONA_SLIMRX6_PORT_STS 0x0020 /* SLIMRX6_PORT_STS */
  3797. #define ARIZONA_SLIMRX6_PORT_STS_MASK 0x0020 /* SLIMRX6_PORT_STS */
  3798. #define ARIZONA_SLIMRX6_PORT_STS_SHIFT 5 /* SLIMRX6_PORT_STS */
  3799. #define ARIZONA_SLIMRX6_PORT_STS_WIDTH 1 /* SLIMRX6_PORT_STS */
  3800. #define ARIZONA_SLIMRX5_PORT_STS 0x0010 /* SLIMRX5_PORT_STS */
  3801. #define ARIZONA_SLIMRX5_PORT_STS_MASK 0x0010 /* SLIMRX5_PORT_STS */
  3802. #define ARIZONA_SLIMRX5_PORT_STS_SHIFT 4 /* SLIMRX5_PORT_STS */
  3803. #define ARIZONA_SLIMRX5_PORT_STS_WIDTH 1 /* SLIMRX5_PORT_STS */
  3804. #define ARIZONA_SLIMRX4_PORT_STS 0x0008 /* SLIMRX4_PORT_STS */
  3805. #define ARIZONA_SLIMRX4_PORT_STS_MASK 0x0008 /* SLIMRX4_PORT_STS */
  3806. #define ARIZONA_SLIMRX4_PORT_STS_SHIFT 3 /* SLIMRX4_PORT_STS */
  3807. #define ARIZONA_SLIMRX4_PORT_STS_WIDTH 1 /* SLIMRX4_PORT_STS */
  3808. #define ARIZONA_SLIMRX3_PORT_STS 0x0004 /* SLIMRX3_PORT_STS */
  3809. #define ARIZONA_SLIMRX3_PORT_STS_MASK 0x0004 /* SLIMRX3_PORT_STS */
  3810. #define ARIZONA_SLIMRX3_PORT_STS_SHIFT 2 /* SLIMRX3_PORT_STS */
  3811. #define ARIZONA_SLIMRX3_PORT_STS_WIDTH 1 /* SLIMRX3_PORT_STS */
  3812. #define ARIZONA_SLIMRX2_PORT_STS 0x0002 /* SLIMRX2_PORT_STS */
  3813. #define ARIZONA_SLIMRX2_PORT_STS_MASK 0x0002 /* SLIMRX2_PORT_STS */
  3814. #define ARIZONA_SLIMRX2_PORT_STS_SHIFT 1 /* SLIMRX2_PORT_STS */
  3815. #define ARIZONA_SLIMRX2_PORT_STS_WIDTH 1 /* SLIMRX2_PORT_STS */
  3816. #define ARIZONA_SLIMRX1_PORT_STS 0x0001 /* SLIMRX1_PORT_STS */
  3817. #define ARIZONA_SLIMRX1_PORT_STS_MASK 0x0001 /* SLIMRX1_PORT_STS */
  3818. #define ARIZONA_SLIMRX1_PORT_STS_SHIFT 0 /* SLIMRX1_PORT_STS */
  3819. #define ARIZONA_SLIMRX1_PORT_STS_WIDTH 1 /* SLIMRX1_PORT_STS */
  3820. /*
  3821. * R1528 (0x5F8) - SLIMbus TX Port Status
  3822. */
  3823. #define ARIZONA_SLIMTX8_PORT_STS 0x0080 /* SLIMTX8_PORT_STS */
  3824. #define ARIZONA_SLIMTX8_PORT_STS_MASK 0x0080 /* SLIMTX8_PORT_STS */
  3825. #define ARIZONA_SLIMTX8_PORT_STS_SHIFT 7 /* SLIMTX8_PORT_STS */
  3826. #define ARIZONA_SLIMTX8_PORT_STS_WIDTH 1 /* SLIMTX8_PORT_STS */
  3827. #define ARIZONA_SLIMTX7_PORT_STS 0x0040 /* SLIMTX7_PORT_STS */
  3828. #define ARIZONA_SLIMTX7_PORT_STS_MASK 0x0040 /* SLIMTX7_PORT_STS */
  3829. #define ARIZONA_SLIMTX7_PORT_STS_SHIFT 6 /* SLIMTX7_PORT_STS */
  3830. #define ARIZONA_SLIMTX7_PORT_STS_WIDTH 1 /* SLIMTX7_PORT_STS */
  3831. #define ARIZONA_SLIMTX6_PORT_STS 0x0020 /* SLIMTX6_PORT_STS */
  3832. #define ARIZONA_SLIMTX6_PORT_STS_MASK 0x0020 /* SLIMTX6_PORT_STS */
  3833. #define ARIZONA_SLIMTX6_PORT_STS_SHIFT 5 /* SLIMTX6_PORT_STS */
  3834. #define ARIZONA_SLIMTX6_PORT_STS_WIDTH 1 /* SLIMTX6_PORT_STS */
  3835. #define ARIZONA_SLIMTX5_PORT_STS 0x0010 /* SLIMTX5_PORT_STS */
  3836. #define ARIZONA_SLIMTX5_PORT_STS_MASK 0x0010 /* SLIMTX5_PORT_STS */
  3837. #define ARIZONA_SLIMTX5_PORT_STS_SHIFT 4 /* SLIMTX5_PORT_STS */
  3838. #define ARIZONA_SLIMTX5_PORT_STS_WIDTH 1 /* SLIMTX5_PORT_STS */
  3839. #define ARIZONA_SLIMTX4_PORT_STS 0x0008 /* SLIMTX4_PORT_STS */
  3840. #define ARIZONA_SLIMTX4_PORT_STS_MASK 0x0008 /* SLIMTX4_PORT_STS */
  3841. #define ARIZONA_SLIMTX4_PORT_STS_SHIFT 3 /* SLIMTX4_PORT_STS */
  3842. #define ARIZONA_SLIMTX4_PORT_STS_WIDTH 1 /* SLIMTX4_PORT_STS */
  3843. #define ARIZONA_SLIMTX3_PORT_STS 0x0004 /* SLIMTX3_PORT_STS */
  3844. #define ARIZONA_SLIMTX3_PORT_STS_MASK 0x0004 /* SLIMTX3_PORT_STS */
  3845. #define ARIZONA_SLIMTX3_PORT_STS_SHIFT 2 /* SLIMTX3_PORT_STS */
  3846. #define ARIZONA_SLIMTX3_PORT_STS_WIDTH 1 /* SLIMTX3_PORT_STS */
  3847. #define ARIZONA_SLIMTX2_PORT_STS 0x0002 /* SLIMTX2_PORT_STS */
  3848. #define ARIZONA_SLIMTX2_PORT_STS_MASK 0x0002 /* SLIMTX2_PORT_STS */
  3849. #define ARIZONA_SLIMTX2_PORT_STS_SHIFT 1 /* SLIMTX2_PORT_STS */
  3850. #define ARIZONA_SLIMTX2_PORT_STS_WIDTH 1 /* SLIMTX2_PORT_STS */
  3851. #define ARIZONA_SLIMTX1_PORT_STS 0x0001 /* SLIMTX1_PORT_STS */
  3852. #define ARIZONA_SLIMTX1_PORT_STS_MASK 0x0001 /* SLIMTX1_PORT_STS */
  3853. #define ARIZONA_SLIMTX1_PORT_STS_SHIFT 0 /* SLIMTX1_PORT_STS */
  3854. #define ARIZONA_SLIMTX1_PORT_STS_WIDTH 1 /* SLIMTX1_PORT_STS */
  3855. /*
  3856. * R3087 (0xC0F) - IRQ CTRL 1
  3857. */
  3858. #define ARIZONA_IRQ_POL 0x0400 /* IRQ_POL */
  3859. #define ARIZONA_IRQ_POL_MASK 0x0400 /* IRQ_POL */
  3860. #define ARIZONA_IRQ_POL_SHIFT 10 /* IRQ_POL */
  3861. #define ARIZONA_IRQ_POL_WIDTH 1 /* IRQ_POL */
  3862. #define ARIZONA_IRQ_OP_CFG 0x0200 /* IRQ_OP_CFG */
  3863. #define ARIZONA_IRQ_OP_CFG_MASK 0x0200 /* IRQ_OP_CFG */
  3864. #define ARIZONA_IRQ_OP_CFG_SHIFT 9 /* IRQ_OP_CFG */
  3865. #define ARIZONA_IRQ_OP_CFG_WIDTH 1 /* IRQ_OP_CFG */
  3866. /*
  3867. * R3088 (0xC10) - GPIO Debounce Config
  3868. */
  3869. #define ARIZONA_GP_DBTIME_MASK 0xF000 /* GP_DBTIME - [15:12] */
  3870. #define ARIZONA_GP_DBTIME_SHIFT 12 /* GP_DBTIME - [15:12] */
  3871. #define ARIZONA_GP_DBTIME_WIDTH 4 /* GP_DBTIME - [15:12] */
  3872. /*
  3873. * R3104 (0xC20) - Misc Pad Ctrl 1
  3874. */
  3875. #define ARIZONA_LDO1ENA_PD 0x8000 /* LDO1ENA_PD */
  3876. #define ARIZONA_LDO1ENA_PD_MASK 0x8000 /* LDO1ENA_PD */
  3877. #define ARIZONA_LDO1ENA_PD_SHIFT 15 /* LDO1ENA_PD */
  3878. #define ARIZONA_LDO1ENA_PD_WIDTH 1 /* LDO1ENA_PD */
  3879. #define ARIZONA_MCLK2_PD 0x2000 /* MCLK2_PD */
  3880. #define ARIZONA_MCLK2_PD_MASK 0x2000 /* MCLK2_PD */
  3881. #define ARIZONA_MCLK2_PD_SHIFT 13 /* MCLK2_PD */
  3882. #define ARIZONA_MCLK2_PD_WIDTH 1 /* MCLK2_PD */
  3883. #define ARIZONA_RSTB_PU 0x0002 /* RSTB_PU */
  3884. #define ARIZONA_RSTB_PU_MASK 0x0002 /* RSTB_PU */
  3885. #define ARIZONA_RSTB_PU_SHIFT 1 /* RSTB_PU */
  3886. #define ARIZONA_RSTB_PU_WIDTH 1 /* RSTB_PU */
  3887. /*
  3888. * R3105 (0xC21) - Misc Pad Ctrl 2
  3889. */
  3890. #define ARIZONA_MCLK1_PD 0x1000 /* MCLK1_PD */
  3891. #define ARIZONA_MCLK1_PD_MASK 0x1000 /* MCLK1_PD */
  3892. #define ARIZONA_MCLK1_PD_SHIFT 12 /* MCLK1_PD */
  3893. #define ARIZONA_MCLK1_PD_WIDTH 1 /* MCLK1_PD */
  3894. #define ARIZONA_MICD_PD 0x0100 /* MICD_PD */
  3895. #define ARIZONA_MICD_PD_MASK 0x0100 /* MICD_PD */
  3896. #define ARIZONA_MICD_PD_SHIFT 8 /* MICD_PD */
  3897. #define ARIZONA_MICD_PD_WIDTH 1 /* MICD_PD */
  3898. #define ARIZONA_ADDR_PD 0x0001 /* ADDR_PD */
  3899. #define ARIZONA_ADDR_PD_MASK 0x0001 /* ADDR_PD */
  3900. #define ARIZONA_ADDR_PD_SHIFT 0 /* ADDR_PD */
  3901. #define ARIZONA_ADDR_PD_WIDTH 1 /* ADDR_PD */
  3902. /*
  3903. * R3106 (0xC22) - Misc Pad Ctrl 3
  3904. */
  3905. #define ARIZONA_DMICDAT4_PD 0x0008 /* DMICDAT4_PD */
  3906. #define ARIZONA_DMICDAT4_PD_MASK 0x0008 /* DMICDAT4_PD */
  3907. #define ARIZONA_DMICDAT4_PD_SHIFT 3 /* DMICDAT4_PD */
  3908. #define ARIZONA_DMICDAT4_PD_WIDTH 1 /* DMICDAT4_PD */
  3909. #define ARIZONA_DMICDAT3_PD 0x0004 /* DMICDAT3_PD */
  3910. #define ARIZONA_DMICDAT3_PD_MASK 0x0004 /* DMICDAT3_PD */
  3911. #define ARIZONA_DMICDAT3_PD_SHIFT 2 /* DMICDAT3_PD */
  3912. #define ARIZONA_DMICDAT3_PD_WIDTH 1 /* DMICDAT3_PD */
  3913. #define ARIZONA_DMICDAT2_PD 0x0002 /* DMICDAT2_PD */
  3914. #define ARIZONA_DMICDAT2_PD_MASK 0x0002 /* DMICDAT2_PD */
  3915. #define ARIZONA_DMICDAT2_PD_SHIFT 1 /* DMICDAT2_PD */
  3916. #define ARIZONA_DMICDAT2_PD_WIDTH 1 /* DMICDAT2_PD */
  3917. #define ARIZONA_DMICDAT1_PD 0x0001 /* DMICDAT1_PD */
  3918. #define ARIZONA_DMICDAT1_PD_MASK 0x0001 /* DMICDAT1_PD */
  3919. #define ARIZONA_DMICDAT1_PD_SHIFT 0 /* DMICDAT1_PD */
  3920. #define ARIZONA_DMICDAT1_PD_WIDTH 1 /* DMICDAT1_PD */
  3921. /*
  3922. * R3107 (0xC23) - Misc Pad Ctrl 4
  3923. */
  3924. #define ARIZONA_AIF1RXLRCLK_PU 0x0020 /* AIF1RXLRCLK_PU */
  3925. #define ARIZONA_AIF1RXLRCLK_PU_MASK 0x0020 /* AIF1RXLRCLK_PU */
  3926. #define ARIZONA_AIF1RXLRCLK_PU_SHIFT 5 /* AIF1RXLRCLK_PU */
  3927. #define ARIZONA_AIF1RXLRCLK_PU_WIDTH 1 /* AIF1RXLRCLK_PU */
  3928. #define ARIZONA_AIF1RXLRCLK_PD 0x0010 /* AIF1RXLRCLK_PD */
  3929. #define ARIZONA_AIF1RXLRCLK_PD_MASK 0x0010 /* AIF1RXLRCLK_PD */
  3930. #define ARIZONA_AIF1RXLRCLK_PD_SHIFT 4 /* AIF1RXLRCLK_PD */
  3931. #define ARIZONA_AIF1RXLRCLK_PD_WIDTH 1 /* AIF1RXLRCLK_PD */
  3932. #define ARIZONA_AIF1BCLK_PU 0x0008 /* AIF1BCLK_PU */
  3933. #define ARIZONA_AIF1BCLK_PU_MASK 0x0008 /* AIF1BCLK_PU */
  3934. #define ARIZONA_AIF1BCLK_PU_SHIFT 3 /* AIF1BCLK_PU */
  3935. #define ARIZONA_AIF1BCLK_PU_WIDTH 1 /* AIF1BCLK_PU */
  3936. #define ARIZONA_AIF1BCLK_PD 0x0004 /* AIF1BCLK_PD */
  3937. #define ARIZONA_AIF1BCLK_PD_MASK 0x0004 /* AIF1BCLK_PD */
  3938. #define ARIZONA_AIF1BCLK_PD_SHIFT 2 /* AIF1BCLK_PD */
  3939. #define ARIZONA_AIF1BCLK_PD_WIDTH 1 /* AIF1BCLK_PD */
  3940. #define ARIZONA_AIF1RXDAT_PU 0x0002 /* AIF1RXDAT_PU */
  3941. #define ARIZONA_AIF1RXDAT_PU_MASK 0x0002 /* AIF1RXDAT_PU */
  3942. #define ARIZONA_AIF1RXDAT_PU_SHIFT 1 /* AIF1RXDAT_PU */
  3943. #define ARIZONA_AIF1RXDAT_PU_WIDTH 1 /* AIF1RXDAT_PU */
  3944. #define ARIZONA_AIF1RXDAT_PD 0x0001 /* AIF1RXDAT_PD */
  3945. #define ARIZONA_AIF1RXDAT_PD_MASK 0x0001 /* AIF1RXDAT_PD */
  3946. #define ARIZONA_AIF1RXDAT_PD_SHIFT 0 /* AIF1RXDAT_PD */
  3947. #define ARIZONA_AIF1RXDAT_PD_WIDTH 1 /* AIF1RXDAT_PD */
  3948. /*
  3949. * R3108 (0xC24) - Misc Pad Ctrl 5
  3950. */
  3951. #define ARIZONA_AIF2RXLRCLK_PU 0x0020 /* AIF2RXLRCLK_PU */
  3952. #define ARIZONA_AIF2RXLRCLK_PU_MASK 0x0020 /* AIF2RXLRCLK_PU */
  3953. #define ARIZONA_AIF2RXLRCLK_PU_SHIFT 5 /* AIF2RXLRCLK_PU */
  3954. #define ARIZONA_AIF2RXLRCLK_PU_WIDTH 1 /* AIF2RXLRCLK_PU */
  3955. #define ARIZONA_AIF2RXLRCLK_PD 0x0010 /* AIF2RXLRCLK_PD */
  3956. #define ARIZONA_AIF2RXLRCLK_PD_MASK 0x0010 /* AIF2RXLRCLK_PD */
  3957. #define ARIZONA_AIF2RXLRCLK_PD_SHIFT 4 /* AIF2RXLRCLK_PD */
  3958. #define ARIZONA_AIF2RXLRCLK_PD_WIDTH 1 /* AIF2RXLRCLK_PD */
  3959. #define ARIZONA_AIF2BCLK_PU 0x0008 /* AIF2BCLK_PU */
  3960. #define ARIZONA_AIF2BCLK_PU_MASK 0x0008 /* AIF2BCLK_PU */
  3961. #define ARIZONA_AIF2BCLK_PU_SHIFT 3 /* AIF2BCLK_PU */
  3962. #define ARIZONA_AIF2BCLK_PU_WIDTH 1 /* AIF2BCLK_PU */
  3963. #define ARIZONA_AIF2BCLK_PD 0x0004 /* AIF2BCLK_PD */
  3964. #define ARIZONA_AIF2BCLK_PD_MASK 0x0004 /* AIF2BCLK_PD */
  3965. #define ARIZONA_AIF2BCLK_PD_SHIFT 2 /* AIF2BCLK_PD */
  3966. #define ARIZONA_AIF2BCLK_PD_WIDTH 1 /* AIF2BCLK_PD */
  3967. #define ARIZONA_AIF2RXDAT_PU 0x0002 /* AIF2RXDAT_PU */
  3968. #define ARIZONA_AIF2RXDAT_PU_MASK 0x0002 /* AIF2RXDAT_PU */
  3969. #define ARIZONA_AIF2RXDAT_PU_SHIFT 1 /* AIF2RXDAT_PU */
  3970. #define ARIZONA_AIF2RXDAT_PU_WIDTH 1 /* AIF2RXDAT_PU */
  3971. #define ARIZONA_AIF2RXDAT_PD 0x0001 /* AIF2RXDAT_PD */
  3972. #define ARIZONA_AIF2RXDAT_PD_MASK 0x0001 /* AIF2RXDAT_PD */
  3973. #define ARIZONA_AIF2RXDAT_PD_SHIFT 0 /* AIF2RXDAT_PD */
  3974. #define ARIZONA_AIF2RXDAT_PD_WIDTH 1 /* AIF2RXDAT_PD */
  3975. /*
  3976. * R3109 (0xC25) - Misc Pad Ctrl 6
  3977. */
  3978. #define ARIZONA_AIF3RXLRCLK_PU 0x0020 /* AIF3RXLRCLK_PU */
  3979. #define ARIZONA_AIF3RXLRCLK_PU_MASK 0x0020 /* AIF3RXLRCLK_PU */
  3980. #define ARIZONA_AIF3RXLRCLK_PU_SHIFT 5 /* AIF3RXLRCLK_PU */
  3981. #define ARIZONA_AIF3RXLRCLK_PU_WIDTH 1 /* AIF3RXLRCLK_PU */
  3982. #define ARIZONA_AIF3RXLRCLK_PD 0x0010 /* AIF3RXLRCLK_PD */
  3983. #define ARIZONA_AIF3RXLRCLK_PD_MASK 0x0010 /* AIF3RXLRCLK_PD */
  3984. #define ARIZONA_AIF3RXLRCLK_PD_SHIFT 4 /* AIF3RXLRCLK_PD */
  3985. #define ARIZONA_AIF3RXLRCLK_PD_WIDTH 1 /* AIF3RXLRCLK_PD */
  3986. #define ARIZONA_AIF3BCLK_PU 0x0008 /* AIF3BCLK_PU */
  3987. #define ARIZONA_AIF3BCLK_PU_MASK 0x0008 /* AIF3BCLK_PU */
  3988. #define ARIZONA_AIF3BCLK_PU_SHIFT 3 /* AIF3BCLK_PU */
  3989. #define ARIZONA_AIF3BCLK_PU_WIDTH 1 /* AIF3BCLK_PU */
  3990. #define ARIZONA_AIF3BCLK_PD 0x0004 /* AIF3BCLK_PD */
  3991. #define ARIZONA_AIF3BCLK_PD_MASK 0x0004 /* AIF3BCLK_PD */
  3992. #define ARIZONA_AIF3BCLK_PD_SHIFT 2 /* AIF3BCLK_PD */
  3993. #define ARIZONA_AIF3BCLK_PD_WIDTH 1 /* AIF3BCLK_PD */
  3994. #define ARIZONA_AIF3RXDAT_PU 0x0002 /* AIF3RXDAT_PU */
  3995. #define ARIZONA_AIF3RXDAT_PU_MASK 0x0002 /* AIF3RXDAT_PU */
  3996. #define ARIZONA_AIF3RXDAT_PU_SHIFT 1 /* AIF3RXDAT_PU */
  3997. #define ARIZONA_AIF3RXDAT_PU_WIDTH 1 /* AIF3RXDAT_PU */
  3998. #define ARIZONA_AIF3RXDAT_PD 0x0001 /* AIF3RXDAT_PD */
  3999. #define ARIZONA_AIF3RXDAT_PD_MASK 0x0001 /* AIF3RXDAT_PD */
  4000. #define ARIZONA_AIF3RXDAT_PD_SHIFT 0 /* AIF3RXDAT_PD */
  4001. #define ARIZONA_AIF3RXDAT_PD_WIDTH 1 /* AIF3RXDAT_PD */
  4002. /*
  4003. * R3328 (0xD00) - Interrupt Status 1
  4004. */
  4005. #define ARIZONA_GP4_EINT1 0x0008 /* GP4_EINT1 */
  4006. #define ARIZONA_GP4_EINT1_MASK 0x0008 /* GP4_EINT1 */
  4007. #define ARIZONA_GP4_EINT1_SHIFT 3 /* GP4_EINT1 */
  4008. #define ARIZONA_GP4_EINT1_WIDTH 1 /* GP4_EINT1 */
  4009. #define ARIZONA_GP3_EINT1 0x0004 /* GP3_EINT1 */
  4010. #define ARIZONA_GP3_EINT1_MASK 0x0004 /* GP3_EINT1 */
  4011. #define ARIZONA_GP3_EINT1_SHIFT 2 /* GP3_EINT1 */
  4012. #define ARIZONA_GP3_EINT1_WIDTH 1 /* GP3_EINT1 */
  4013. #define ARIZONA_GP2_EINT1 0x0002 /* GP2_EINT1 */
  4014. #define ARIZONA_GP2_EINT1_MASK 0x0002 /* GP2_EINT1 */
  4015. #define ARIZONA_GP2_EINT1_SHIFT 1 /* GP2_EINT1 */
  4016. #define ARIZONA_GP2_EINT1_WIDTH 1 /* GP2_EINT1 */
  4017. #define ARIZONA_GP1_EINT1 0x0001 /* GP1_EINT1 */
  4018. #define ARIZONA_GP1_EINT1_MASK 0x0001 /* GP1_EINT1 */
  4019. #define ARIZONA_GP1_EINT1_SHIFT 0 /* GP1_EINT1 */
  4020. #define ARIZONA_GP1_EINT1_WIDTH 1 /* GP1_EINT1 */
  4021. /*
  4022. * R3329 (0xD01) - Interrupt Status 2
  4023. */
  4024. #define ARIZONA_DSP4_RAM_RDY_EINT1 0x0800 /* DSP4_RAM_RDY_EINT1 */
  4025. #define ARIZONA_DSP4_RAM_RDY_EINT1_MASK 0x0800 /* DSP4_RAM_RDY_EINT1 */
  4026. #define ARIZONA_DSP4_RAM_RDY_EINT1_SHIFT 11 /* DSP4_RAM_RDY_EINT1 */
  4027. #define ARIZONA_DSP4_RAM_RDY_EINT1_WIDTH 1 /* DSP4_RAM_RDY_EINT1 */
  4028. #define ARIZONA_DSP3_RAM_RDY_EINT1 0x0400 /* DSP3_RAM_RDY_EINT1 */
  4029. #define ARIZONA_DSP3_RAM_RDY_EINT1_MASK 0x0400 /* DSP3_RAM_RDY_EINT1 */
  4030. #define ARIZONA_DSP3_RAM_RDY_EINT1_SHIFT 10 /* DSP3_RAM_RDY_EINT1 */
  4031. #define ARIZONA_DSP3_RAM_RDY_EINT1_WIDTH 1 /* DSP3_RAM_RDY_EINT1 */
  4032. #define ARIZONA_DSP2_RAM_RDY_EINT1 0x0200 /* DSP2_RAM_RDY_EINT1 */
  4033. #define ARIZONA_DSP2_RAM_RDY_EINT1_MASK 0x0200 /* DSP2_RAM_RDY_EINT1 */
  4034. #define ARIZONA_DSP2_RAM_RDY_EINT1_SHIFT 9 /* DSP2_RAM_RDY_EINT1 */
  4035. #define ARIZONA_DSP2_RAM_RDY_EINT1_WIDTH 1 /* DSP2_RAM_RDY_EINT1 */
  4036. #define ARIZONA_DSP1_RAM_RDY_EINT1 0x0100 /* DSP1_RAM_RDY_EINT1 */
  4037. #define ARIZONA_DSP1_RAM_RDY_EINT1_MASK 0x0100 /* DSP1_RAM_RDY_EINT1 */
  4038. #define ARIZONA_DSP1_RAM_RDY_EINT1_SHIFT 8 /* DSP1_RAM_RDY_EINT1 */
  4039. #define ARIZONA_DSP1_RAM_RDY_EINT1_WIDTH 1 /* DSP1_RAM_RDY_EINT1 */
  4040. #define ARIZONA_DSP_IRQ8_EINT1 0x0080 /* DSP_IRQ8_EINT1 */
  4041. #define ARIZONA_DSP_IRQ8_EINT1_MASK 0x0080 /* DSP_IRQ8_EINT1 */
  4042. #define ARIZONA_DSP_IRQ8_EINT1_SHIFT 7 /* DSP_IRQ8_EINT1 */
  4043. #define ARIZONA_DSP_IRQ8_EINT1_WIDTH 1 /* DSP_IRQ8_EINT1 */
  4044. #define ARIZONA_DSP_IRQ7_EINT1 0x0040 /* DSP_IRQ7_EINT1 */
  4045. #define ARIZONA_DSP_IRQ7_EINT1_MASK 0x0040 /* DSP_IRQ7_EINT1 */
  4046. #define ARIZONA_DSP_IRQ7_EINT1_SHIFT 6 /* DSP_IRQ7_EINT1 */
  4047. #define ARIZONA_DSP_IRQ7_EINT1_WIDTH 1 /* DSP_IRQ7_EINT1 */
  4048. #define ARIZONA_DSP_IRQ6_EINT1 0x0020 /* DSP_IRQ6_EINT1 */
  4049. #define ARIZONA_DSP_IRQ6_EINT1_MASK 0x0020 /* DSP_IRQ6_EINT1 */
  4050. #define ARIZONA_DSP_IRQ6_EINT1_SHIFT 5 /* DSP_IRQ6_EINT1 */
  4051. #define ARIZONA_DSP_IRQ6_EINT1_WIDTH 1 /* DSP_IRQ6_EINT1 */
  4052. #define ARIZONA_DSP_IRQ5_EINT1 0x0010 /* DSP_IRQ5_EINT1 */
  4053. #define ARIZONA_DSP_IRQ5_EINT1_MASK 0x0010 /* DSP_IRQ5_EINT1 */
  4054. #define ARIZONA_DSP_IRQ5_EINT1_SHIFT 4 /* DSP_IRQ5_EINT1 */
  4055. #define ARIZONA_DSP_IRQ5_EINT1_WIDTH 1 /* DSP_IRQ5_EINT1 */
  4056. #define ARIZONA_DSP_IRQ4_EINT1 0x0008 /* DSP_IRQ4_EINT1 */
  4057. #define ARIZONA_DSP_IRQ4_EINT1_MASK 0x0008 /* DSP_IRQ4_EINT1 */
  4058. #define ARIZONA_DSP_IRQ4_EINT1_SHIFT 3 /* DSP_IRQ4_EINT1 */
  4059. #define ARIZONA_DSP_IRQ4_EINT1_WIDTH 1 /* DSP_IRQ4_EINT1 */
  4060. #define ARIZONA_DSP_IRQ3_EINT1 0x0004 /* DSP_IRQ3_EINT1 */
  4061. #define ARIZONA_DSP_IRQ3_EINT1_MASK 0x0004 /* DSP_IRQ3_EINT1 */
  4062. #define ARIZONA_DSP_IRQ3_EINT1_SHIFT 2 /* DSP_IRQ3_EINT1 */
  4063. #define ARIZONA_DSP_IRQ3_EINT1_WIDTH 1 /* DSP_IRQ3_EINT1 */
  4064. #define ARIZONA_DSP_IRQ2_EINT1 0x0002 /* DSP_IRQ2_EINT1 */
  4065. #define ARIZONA_DSP_IRQ2_EINT1_MASK 0x0002 /* DSP_IRQ2_EINT1 */
  4066. #define ARIZONA_DSP_IRQ2_EINT1_SHIFT 1 /* DSP_IRQ2_EINT1 */
  4067. #define ARIZONA_DSP_IRQ2_EINT1_WIDTH 1 /* DSP_IRQ2_EINT1 */
  4068. #define ARIZONA_DSP_IRQ1_EINT1 0x0001 /* DSP_IRQ1_EINT1 */
  4069. #define ARIZONA_DSP_IRQ1_EINT1_MASK 0x0001 /* DSP_IRQ1_EINT1 */
  4070. #define ARIZONA_DSP_IRQ1_EINT1_SHIFT 0 /* DSP_IRQ1_EINT1 */
  4071. #define ARIZONA_DSP_IRQ1_EINT1_WIDTH 1 /* DSP_IRQ1_EINT1 */
  4072. /*
  4073. * R3330 (0xD02) - Interrupt Status 3
  4074. */
  4075. #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1 0x8000 /* SPK_SHUTDOWN_WARN_EINT1 */
  4076. #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_MASK 0x8000 /* SPK_SHUTDOWN_WARN_EINT1 */
  4077. #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_SHIFT 15 /* SPK_SHUTDOWN_WARN_EINT1 */
  4078. #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_WIDTH 1 /* SPK_SHUTDOWN_WARN_EINT1 */
  4079. #define ARIZONA_SPK_SHUTDOWN_EINT1 0x4000 /* SPK_SHUTDOWN_EINT1 */
  4080. #define ARIZONA_SPK_SHUTDOWN_EINT1_MASK 0x4000 /* SPK_SHUTDOWN_EINT1 */
  4081. #define ARIZONA_SPK_SHUTDOWN_EINT1_SHIFT 14 /* SPK_SHUTDOWN_EINT1 */
  4082. #define ARIZONA_SPK_SHUTDOWN_EINT1_WIDTH 1 /* SPK_SHUTDOWN_EINT1 */
  4083. #define ARIZONA_HPDET_EINT1 0x2000 /* HPDET_EINT1 */
  4084. #define ARIZONA_HPDET_EINT1_MASK 0x2000 /* HPDET_EINT1 */
  4085. #define ARIZONA_HPDET_EINT1_SHIFT 13 /* HPDET_EINT1 */
  4086. #define ARIZONA_HPDET_EINT1_WIDTH 1 /* HPDET_EINT1 */
  4087. #define ARIZONA_MICDET_EINT1 0x1000 /* MICDET_EINT1 */
  4088. #define ARIZONA_MICDET_EINT1_MASK 0x1000 /* MICDET_EINT1 */
  4089. #define ARIZONA_MICDET_EINT1_SHIFT 12 /* MICDET_EINT1 */
  4090. #define ARIZONA_MICDET_EINT1_WIDTH 1 /* MICDET_EINT1 */
  4091. #define ARIZONA_WSEQ_DONE_EINT1 0x0800 /* WSEQ_DONE_EINT1 */
  4092. #define ARIZONA_WSEQ_DONE_EINT1_MASK 0x0800 /* WSEQ_DONE_EINT1 */
  4093. #define ARIZONA_WSEQ_DONE_EINT1_SHIFT 11 /* WSEQ_DONE_EINT1 */
  4094. #define ARIZONA_WSEQ_DONE_EINT1_WIDTH 1 /* WSEQ_DONE_EINT1 */
  4095. #define ARIZONA_DRC2_SIG_DET_EINT1 0x0400 /* DRC2_SIG_DET_EINT1 */
  4096. #define ARIZONA_DRC2_SIG_DET_EINT1_MASK 0x0400 /* DRC2_SIG_DET_EINT1 */
  4097. #define ARIZONA_DRC2_SIG_DET_EINT1_SHIFT 10 /* DRC2_SIG_DET_EINT1 */
  4098. #define ARIZONA_DRC2_SIG_DET_EINT1_WIDTH 1 /* DRC2_SIG_DET_EINT1 */
  4099. #define ARIZONA_DRC1_SIG_DET_EINT1 0x0200 /* DRC1_SIG_DET_EINT1 */
  4100. #define ARIZONA_DRC1_SIG_DET_EINT1_MASK 0x0200 /* DRC1_SIG_DET_EINT1 */
  4101. #define ARIZONA_DRC1_SIG_DET_EINT1_SHIFT 9 /* DRC1_SIG_DET_EINT1 */
  4102. #define ARIZONA_DRC1_SIG_DET_EINT1_WIDTH 1 /* DRC1_SIG_DET_EINT1 */
  4103. #define ARIZONA_ASRC2_LOCK_EINT1 0x0100 /* ASRC2_LOCK_EINT1 */
  4104. #define ARIZONA_ASRC2_LOCK_EINT1_MASK 0x0100 /* ASRC2_LOCK_EINT1 */
  4105. #define ARIZONA_ASRC2_LOCK_EINT1_SHIFT 8 /* ASRC2_LOCK_EINT1 */
  4106. #define ARIZONA_ASRC2_LOCK_EINT1_WIDTH 1 /* ASRC2_LOCK_EINT1 */
  4107. #define ARIZONA_ASRC1_LOCK_EINT1 0x0080 /* ASRC1_LOCK_EINT1 */
  4108. #define ARIZONA_ASRC1_LOCK_EINT1_MASK 0x0080 /* ASRC1_LOCK_EINT1 */
  4109. #define ARIZONA_ASRC1_LOCK_EINT1_SHIFT 7 /* ASRC1_LOCK_EINT1 */
  4110. #define ARIZONA_ASRC1_LOCK_EINT1_WIDTH 1 /* ASRC1_LOCK_EINT1 */
  4111. #define ARIZONA_UNDERCLOCKED_EINT1 0x0040 /* UNDERCLOCKED_EINT1 */
  4112. #define ARIZONA_UNDERCLOCKED_EINT1_MASK 0x0040 /* UNDERCLOCKED_EINT1 */
  4113. #define ARIZONA_UNDERCLOCKED_EINT1_SHIFT 6 /* UNDERCLOCKED_EINT1 */
  4114. #define ARIZONA_UNDERCLOCKED_EINT1_WIDTH 1 /* UNDERCLOCKED_EINT1 */
  4115. #define ARIZONA_OVERCLOCKED_EINT1 0x0020 /* OVERCLOCKED_EINT1 */
  4116. #define ARIZONA_OVERCLOCKED_EINT1_MASK 0x0020 /* OVERCLOCKED_EINT1 */
  4117. #define ARIZONA_OVERCLOCKED_EINT1_SHIFT 5 /* OVERCLOCKED_EINT1 */
  4118. #define ARIZONA_OVERCLOCKED_EINT1_WIDTH 1 /* OVERCLOCKED_EINT1 */
  4119. #define ARIZONA_FLL2_LOCK_EINT1 0x0008 /* FLL2_LOCK_EINT1 */
  4120. #define ARIZONA_FLL2_LOCK_EINT1_MASK 0x0008 /* FLL2_LOCK_EINT1 */
  4121. #define ARIZONA_FLL2_LOCK_EINT1_SHIFT 3 /* FLL2_LOCK_EINT1 */
  4122. #define ARIZONA_FLL2_LOCK_EINT1_WIDTH 1 /* FLL2_LOCK_EINT1 */
  4123. #define ARIZONA_FLL1_LOCK_EINT1 0x0004 /* FLL1_LOCK_EINT1 */
  4124. #define ARIZONA_FLL1_LOCK_EINT1_MASK 0x0004 /* FLL1_LOCK_EINT1 */
  4125. #define ARIZONA_FLL1_LOCK_EINT1_SHIFT 2 /* FLL1_LOCK_EINT1 */
  4126. #define ARIZONA_FLL1_LOCK_EINT1_WIDTH 1 /* FLL1_LOCK_EINT1 */
  4127. #define ARIZONA_CLKGEN_ERR_EINT1 0x0002 /* CLKGEN_ERR_EINT1 */
  4128. #define ARIZONA_CLKGEN_ERR_EINT1_MASK 0x0002 /* CLKGEN_ERR_EINT1 */
  4129. #define ARIZONA_CLKGEN_ERR_EINT1_SHIFT 1 /* CLKGEN_ERR_EINT1 */
  4130. #define ARIZONA_CLKGEN_ERR_EINT1_WIDTH 1 /* CLKGEN_ERR_EINT1 */
  4131. #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1 0x0001 /* CLKGEN_ERR_ASYNC_EINT1 */
  4132. #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_MASK 0x0001 /* CLKGEN_ERR_ASYNC_EINT1 */
  4133. #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_SHIFT 0 /* CLKGEN_ERR_ASYNC_EINT1 */
  4134. #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_WIDTH 1 /* CLKGEN_ERR_ASYNC_EINT1 */
  4135. /*
  4136. * R3331 (0xD03) - Interrupt Status 4
  4137. */
  4138. #define ARIZONA_ASRC_CFG_ERR_EINT1 0x8000 /* ASRC_CFG_ERR_EINT1 */
  4139. #define ARIZONA_ASRC_CFG_ERR_EINT1_MASK 0x8000 /* ASRC_CFG_ERR_EINT1 */
  4140. #define ARIZONA_ASRC_CFG_ERR_EINT1_SHIFT 15 /* ASRC_CFG_ERR_EINT1 */
  4141. #define ARIZONA_ASRC_CFG_ERR_EINT1_WIDTH 1 /* ASRC_CFG_ERR_EINT1 */
  4142. #define ARIZONA_AIF3_ERR_EINT1 0x4000 /* AIF3_ERR_EINT1 */
  4143. #define ARIZONA_AIF3_ERR_EINT1_MASK 0x4000 /* AIF3_ERR_EINT1 */
  4144. #define ARIZONA_AIF3_ERR_EINT1_SHIFT 14 /* AIF3_ERR_EINT1 */
  4145. #define ARIZONA_AIF3_ERR_EINT1_WIDTH 1 /* AIF3_ERR_EINT1 */
  4146. #define ARIZONA_AIF2_ERR_EINT1 0x2000 /* AIF2_ERR_EINT1 */
  4147. #define ARIZONA_AIF2_ERR_EINT1_MASK 0x2000 /* AIF2_ERR_EINT1 */
  4148. #define ARIZONA_AIF2_ERR_EINT1_SHIFT 13 /* AIF2_ERR_EINT1 */
  4149. #define ARIZONA_AIF2_ERR_EINT1_WIDTH 1 /* AIF2_ERR_EINT1 */
  4150. #define ARIZONA_AIF1_ERR_EINT1 0x1000 /* AIF1_ERR_EINT1 */
  4151. #define ARIZONA_AIF1_ERR_EINT1_MASK 0x1000 /* AIF1_ERR_EINT1 */
  4152. #define ARIZONA_AIF1_ERR_EINT1_SHIFT 12 /* AIF1_ERR_EINT1 */
  4153. #define ARIZONA_AIF1_ERR_EINT1_WIDTH 1 /* AIF1_ERR_EINT1 */
  4154. #define ARIZONA_CTRLIF_ERR_EINT1 0x0800 /* CTRLIF_ERR_EINT1 */
  4155. #define ARIZONA_CTRLIF_ERR_EINT1_MASK 0x0800 /* CTRLIF_ERR_EINT1 */
  4156. #define ARIZONA_CTRLIF_ERR_EINT1_SHIFT 11 /* CTRLIF_ERR_EINT1 */
  4157. #define ARIZONA_CTRLIF_ERR_EINT1_WIDTH 1 /* CTRLIF_ERR_EINT1 */
  4158. #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1 0x0400 /* MIXER_DROPPED_SAMPLE_EINT1 */
  4159. #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_EINT1 */
  4160. #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_SHIFT 10 /* MIXER_DROPPED_SAMPLE_EINT1 */
  4161. #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_WIDTH 1 /* MIXER_DROPPED_SAMPLE_EINT1 */
  4162. #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1 0x0200 /* ASYNC_CLK_ENA_LOW_EINT1 */
  4163. #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_EINT1 */
  4164. #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_SHIFT 9 /* ASYNC_CLK_ENA_LOW_EINT1 */
  4165. #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_WIDTH 1 /* ASYNC_CLK_ENA_LOW_EINT1 */
  4166. #define ARIZONA_SYSCLK_ENA_LOW_EINT1 0x0100 /* SYSCLK_ENA_LOW_EINT1 */
  4167. #define ARIZONA_SYSCLK_ENA_LOW_EINT1_MASK 0x0100 /* SYSCLK_ENA_LOW_EINT1 */
  4168. #define ARIZONA_SYSCLK_ENA_LOW_EINT1_SHIFT 8 /* SYSCLK_ENA_LOW_EINT1 */
  4169. #define ARIZONA_SYSCLK_ENA_LOW_EINT1_WIDTH 1 /* SYSCLK_ENA_LOW_EINT1 */
  4170. #define ARIZONA_ISRC1_CFG_ERR_EINT1 0x0080 /* ISRC1_CFG_ERR_EINT1 */
  4171. #define ARIZONA_ISRC1_CFG_ERR_EINT1_MASK 0x0080 /* ISRC1_CFG_ERR_EINT1 */
  4172. #define ARIZONA_ISRC1_CFG_ERR_EINT1_SHIFT 7 /* ISRC1_CFG_ERR_EINT1 */
  4173. #define ARIZONA_ISRC1_CFG_ERR_EINT1_WIDTH 1 /* ISRC1_CFG_ERR_EINT1 */
  4174. #define ARIZONA_ISRC2_CFG_ERR_EINT1 0x0040 /* ISRC2_CFG_ERR_EINT1 */
  4175. #define ARIZONA_ISRC2_CFG_ERR_EINT1_MASK 0x0040 /* ISRC2_CFG_ERR_EINT1 */
  4176. #define ARIZONA_ISRC2_CFG_ERR_EINT1_SHIFT 6 /* ISRC2_CFG_ERR_EINT1 */
  4177. #define ARIZONA_ISRC2_CFG_ERR_EINT1_WIDTH 1 /* ISRC2_CFG_ERR_EINT1 */
  4178. /*
  4179. * R3332 (0xD04) - Interrupt Status 5
  4180. */
  4181. #define ARIZONA_BOOT_DONE_EINT1 0x0100 /* BOOT_DONE_EINT1 */
  4182. #define ARIZONA_BOOT_DONE_EINT1_MASK 0x0100 /* BOOT_DONE_EINT1 */
  4183. #define ARIZONA_BOOT_DONE_EINT1_SHIFT 8 /* BOOT_DONE_EINT1 */
  4184. #define ARIZONA_BOOT_DONE_EINT1_WIDTH 1 /* BOOT_DONE_EINT1 */
  4185. #define ARIZONA_DCS_DAC_DONE_EINT1 0x0080 /* DCS_DAC_DONE_EINT1 */
  4186. #define ARIZONA_DCS_DAC_DONE_EINT1_MASK 0x0080 /* DCS_DAC_DONE_EINT1 */
  4187. #define ARIZONA_DCS_DAC_DONE_EINT1_SHIFT 7 /* DCS_DAC_DONE_EINT1 */
  4188. #define ARIZONA_DCS_DAC_DONE_EINT1_WIDTH 1 /* DCS_DAC_DONE_EINT1 */
  4189. #define ARIZONA_DCS_HP_DONE_EINT1 0x0040 /* DCS_HP_DONE_EINT1 */
  4190. #define ARIZONA_DCS_HP_DONE_EINT1_MASK 0x0040 /* DCS_HP_DONE_EINT1 */
  4191. #define ARIZONA_DCS_HP_DONE_EINT1_SHIFT 6 /* DCS_HP_DONE_EINT1 */
  4192. #define ARIZONA_DCS_HP_DONE_EINT1_WIDTH 1 /* DCS_HP_DONE_EINT1 */
  4193. #define ARIZONA_FLL2_CLOCK_OK_EINT1 0x0002 /* FLL2_CLOCK_OK_EINT1 */
  4194. #define ARIZONA_FLL2_CLOCK_OK_EINT1_MASK 0x0002 /* FLL2_CLOCK_OK_EINT1 */
  4195. #define ARIZONA_FLL2_CLOCK_OK_EINT1_SHIFT 1 /* FLL2_CLOCK_OK_EINT1 */
  4196. #define ARIZONA_FLL2_CLOCK_OK_EINT1_WIDTH 1 /* FLL2_CLOCK_OK_EINT1 */
  4197. #define ARIZONA_FLL1_CLOCK_OK_EINT1 0x0001 /* FLL1_CLOCK_OK_EINT1 */
  4198. #define ARIZONA_FLL1_CLOCK_OK_EINT1_MASK 0x0001 /* FLL1_CLOCK_OK_EINT1 */
  4199. #define ARIZONA_FLL1_CLOCK_OK_EINT1_SHIFT 0 /* FLL1_CLOCK_OK_EINT1 */
  4200. #define ARIZONA_FLL1_CLOCK_OK_EINT1_WIDTH 1 /* FLL1_CLOCK_OK_EINT1 */
  4201. /*
  4202. * R3336 (0xD08) - Interrupt Status 1 Mask
  4203. */
  4204. #define ARIZONA_IM_GP4_EINT1 0x0008 /* IM_GP4_EINT1 */
  4205. #define ARIZONA_IM_GP4_EINT1_MASK 0x0008 /* IM_GP4_EINT1 */
  4206. #define ARIZONA_IM_GP4_EINT1_SHIFT 3 /* IM_GP4_EINT1 */
  4207. #define ARIZONA_IM_GP4_EINT1_WIDTH 1 /* IM_GP4_EINT1 */
  4208. #define ARIZONA_IM_GP3_EINT1 0x0004 /* IM_GP3_EINT1 */
  4209. #define ARIZONA_IM_GP3_EINT1_MASK 0x0004 /* IM_GP3_EINT1 */
  4210. #define ARIZONA_IM_GP3_EINT1_SHIFT 2 /* IM_GP3_EINT1 */
  4211. #define ARIZONA_IM_GP3_EINT1_WIDTH 1 /* IM_GP3_EINT1 */
  4212. #define ARIZONA_IM_GP2_EINT1 0x0002 /* IM_GP2_EINT1 */
  4213. #define ARIZONA_IM_GP2_EINT1_MASK 0x0002 /* IM_GP2_EINT1 */
  4214. #define ARIZONA_IM_GP2_EINT1_SHIFT 1 /* IM_GP2_EINT1 */
  4215. #define ARIZONA_IM_GP2_EINT1_WIDTH 1 /* IM_GP2_EINT1 */
  4216. #define ARIZONA_IM_GP1_EINT1 0x0001 /* IM_GP1_EINT1 */
  4217. #define ARIZONA_IM_GP1_EINT1_MASK 0x0001 /* IM_GP1_EINT1 */
  4218. #define ARIZONA_IM_GP1_EINT1_SHIFT 0 /* IM_GP1_EINT1 */
  4219. #define ARIZONA_IM_GP1_EINT1_WIDTH 1 /* IM_GP1_EINT1 */
  4220. /*
  4221. * R3337 (0xD09) - Interrupt Status 2 Mask
  4222. */
  4223. #define ARIZONA_IM_DSP1_RAM_RDY_EINT1 0x0100 /* IM_DSP1_RAM_RDY_EINT1 */
  4224. #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_MASK 0x0100 /* IM_DSP1_RAM_RDY_EINT1 */
  4225. #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_SHIFT 8 /* IM_DSP1_RAM_RDY_EINT1 */
  4226. #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_WIDTH 1 /* IM_DSP1_RAM_RDY_EINT1 */
  4227. #define ARIZONA_IM_DSP_IRQ2_EINT1 0x0002 /* IM_DSP_IRQ2_EINT1 */
  4228. #define ARIZONA_IM_DSP_IRQ2_EINT1_MASK 0x0002 /* IM_DSP_IRQ2_EINT1 */
  4229. #define ARIZONA_IM_DSP_IRQ2_EINT1_SHIFT 1 /* IM_DSP_IRQ2_EINT1 */
  4230. #define ARIZONA_IM_DSP_IRQ2_EINT1_WIDTH 1 /* IM_DSP_IRQ2_EINT1 */
  4231. #define ARIZONA_IM_DSP_IRQ1_EINT1 0x0001 /* IM_DSP_IRQ1_EINT1 */
  4232. #define ARIZONA_IM_DSP_IRQ1_EINT1_MASK 0x0001 /* IM_DSP_IRQ1_EINT1 */
  4233. #define ARIZONA_IM_DSP_IRQ1_EINT1_SHIFT 0 /* IM_DSP_IRQ1_EINT1 */
  4234. #define ARIZONA_IM_DSP_IRQ1_EINT1_WIDTH 1 /* IM_DSP_IRQ1_EINT1 */
  4235. /*
  4236. * R3338 (0xD0A) - Interrupt Status 3 Mask
  4237. */
  4238. #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
  4239. #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_MASK 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
  4240. #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_SHIFT 15 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
  4241. #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_WIDTH 1 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
  4242. #define ARIZONA_IM_SPK_SHUTDOWN_EINT1 0x4000 /* IM_SPK_SHUTDOWN_EINT1 */
  4243. #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_MASK 0x4000 /* IM_SPK_SHUTDOWN_EINT1 */
  4244. #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_SHIFT 14 /* IM_SPK_SHUTDOWN_EINT1 */
  4245. #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_WIDTH 1 /* IM_SPK_SHUTDOWN_EINT1 */
  4246. #define ARIZONA_IM_HPDET_EINT1 0x2000 /* IM_HPDET_EINT1 */
  4247. #define ARIZONA_IM_HPDET_EINT1_MASK 0x2000 /* IM_HPDET_EINT1 */
  4248. #define ARIZONA_IM_HPDET_EINT1_SHIFT 13 /* IM_HPDET_EINT1 */
  4249. #define ARIZONA_IM_HPDET_EINT1_WIDTH 1 /* IM_HPDET_EINT1 */
  4250. #define ARIZONA_IM_MICDET_EINT1 0x1000 /* IM_MICDET_EINT1 */
  4251. #define ARIZONA_IM_MICDET_EINT1_MASK 0x1000 /* IM_MICDET_EINT1 */
  4252. #define ARIZONA_IM_MICDET_EINT1_SHIFT 12 /* IM_MICDET_EINT1 */
  4253. #define ARIZONA_IM_MICDET_EINT1_WIDTH 1 /* IM_MICDET_EINT1 */
  4254. #define ARIZONA_IM_WSEQ_DONE_EINT1 0x0800 /* IM_WSEQ_DONE_EINT1 */
  4255. #define ARIZONA_IM_WSEQ_DONE_EINT1_MASK 0x0800 /* IM_WSEQ_DONE_EINT1 */
  4256. #define ARIZONA_IM_WSEQ_DONE_EINT1_SHIFT 11 /* IM_WSEQ_DONE_EINT1 */
  4257. #define ARIZONA_IM_WSEQ_DONE_EINT1_WIDTH 1 /* IM_WSEQ_DONE_EINT1 */
  4258. #define ARIZONA_IM_DRC2_SIG_DET_EINT1 0x0400 /* IM_DRC2_SIG_DET_EINT1 */
  4259. #define ARIZONA_IM_DRC2_SIG_DET_EINT1_MASK 0x0400 /* IM_DRC2_SIG_DET_EINT1 */
  4260. #define ARIZONA_IM_DRC2_SIG_DET_EINT1_SHIFT 10 /* IM_DRC2_SIG_DET_EINT1 */
  4261. #define ARIZONA_IM_DRC2_SIG_DET_EINT1_WIDTH 1 /* IM_DRC2_SIG_DET_EINT1 */
  4262. #define ARIZONA_IM_DRC1_SIG_DET_EINT1 0x0200 /* IM_DRC1_SIG_DET_EINT1 */
  4263. #define ARIZONA_IM_DRC1_SIG_DET_EINT1_MASK 0x0200 /* IM_DRC1_SIG_DET_EINT1 */
  4264. #define ARIZONA_IM_DRC1_SIG_DET_EINT1_SHIFT 9 /* IM_DRC1_SIG_DET_EINT1 */
  4265. #define ARIZONA_IM_DRC1_SIG_DET_EINT1_WIDTH 1 /* IM_DRC1_SIG_DET_EINT1 */
  4266. #define ARIZONA_IM_ASRC2_LOCK_EINT1 0x0100 /* IM_ASRC2_LOCK_EINT1 */
  4267. #define ARIZONA_IM_ASRC2_LOCK_EINT1_MASK 0x0100 /* IM_ASRC2_LOCK_EINT1 */
  4268. #define ARIZONA_IM_ASRC2_LOCK_EINT1_SHIFT 8 /* IM_ASRC2_LOCK_EINT1 */
  4269. #define ARIZONA_IM_ASRC2_LOCK_EINT1_WIDTH 1 /* IM_ASRC2_LOCK_EINT1 */
  4270. #define ARIZONA_IM_ASRC1_LOCK_EINT1 0x0080 /* IM_ASRC1_LOCK_EINT1 */
  4271. #define ARIZONA_IM_ASRC1_LOCK_EINT1_MASK 0x0080 /* IM_ASRC1_LOCK_EINT1 */
  4272. #define ARIZONA_IM_ASRC1_LOCK_EINT1_SHIFT 7 /* IM_ASRC1_LOCK_EINT1 */
  4273. #define ARIZONA_IM_ASRC1_LOCK_EINT1_WIDTH 1 /* IM_ASRC1_LOCK_EINT1 */
  4274. #define ARIZONA_IM_UNDERCLOCKED_EINT1 0x0040 /* IM_UNDERCLOCKED_EINT1 */
  4275. #define ARIZONA_IM_UNDERCLOCKED_EINT1_MASK 0x0040 /* IM_UNDERCLOCKED_EINT1 */
  4276. #define ARIZONA_IM_UNDERCLOCKED_EINT1_SHIFT 6 /* IM_UNDERCLOCKED_EINT1 */
  4277. #define ARIZONA_IM_UNDERCLOCKED_EINT1_WIDTH 1 /* IM_UNDERCLOCKED_EINT1 */
  4278. #define ARIZONA_IM_OVERCLOCKED_EINT1 0x0020 /* IM_OVERCLOCKED_EINT1 */
  4279. #define ARIZONA_IM_OVERCLOCKED_EINT1_MASK 0x0020 /* IM_OVERCLOCKED_EINT1 */
  4280. #define ARIZONA_IM_OVERCLOCKED_EINT1_SHIFT 5 /* IM_OVERCLOCKED_EINT1 */
  4281. #define ARIZONA_IM_OVERCLOCKED_EINT1_WIDTH 1 /* IM_OVERCLOCKED_EINT1 */
  4282. #define ARIZONA_IM_FLL2_LOCK_EINT1 0x0008 /* IM_FLL2_LOCK_EINT1 */
  4283. #define ARIZONA_IM_FLL2_LOCK_EINT1_MASK 0x0008 /* IM_FLL2_LOCK_EINT1 */
  4284. #define ARIZONA_IM_FLL2_LOCK_EINT1_SHIFT 3 /* IM_FLL2_LOCK_EINT1 */
  4285. #define ARIZONA_IM_FLL2_LOCK_EINT1_WIDTH 1 /* IM_FLL2_LOCK_EINT1 */
  4286. #define ARIZONA_IM_FLL1_LOCK_EINT1 0x0004 /* IM_FLL1_LOCK_EINT1 */
  4287. #define ARIZONA_IM_FLL1_LOCK_EINT1_MASK 0x0004 /* IM_FLL1_LOCK_EINT1 */
  4288. #define ARIZONA_IM_FLL1_LOCK_EINT1_SHIFT 2 /* IM_FLL1_LOCK_EINT1 */
  4289. #define ARIZONA_IM_FLL1_LOCK_EINT1_WIDTH 1 /* IM_FLL1_LOCK_EINT1 */
  4290. #define ARIZONA_IM_CLKGEN_ERR_EINT1 0x0002 /* IM_CLKGEN_ERR_EINT1 */
  4291. #define ARIZONA_IM_CLKGEN_ERR_EINT1_MASK 0x0002 /* IM_CLKGEN_ERR_EINT1 */
  4292. #define ARIZONA_IM_CLKGEN_ERR_EINT1_SHIFT 1 /* IM_CLKGEN_ERR_EINT1 */
  4293. #define ARIZONA_IM_CLKGEN_ERR_EINT1_WIDTH 1 /* IM_CLKGEN_ERR_EINT1 */
  4294. #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
  4295. #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_MASK 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
  4296. #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_SHIFT 0 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
  4297. #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_WIDTH 1 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
  4298. /*
  4299. * R3339 (0xD0B) - Interrupt Status 4 Mask
  4300. */
  4301. #define ARIZONA_IM_ASRC_CFG_ERR_EINT1 0x8000 /* IM_ASRC_CFG_ERR_EINT1 */
  4302. #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_MASK 0x8000 /* IM_ASRC_CFG_ERR_EINT1 */
  4303. #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_SHIFT 15 /* IM_ASRC_CFG_ERR_EINT1 */
  4304. #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_WIDTH 1 /* IM_ASRC_CFG_ERR_EINT1 */
  4305. #define ARIZONA_IM_AIF3_ERR_EINT1 0x4000 /* IM_AIF3_ERR_EINT1 */
  4306. #define ARIZONA_IM_AIF3_ERR_EINT1_MASK 0x4000 /* IM_AIF3_ERR_EINT1 */
  4307. #define ARIZONA_IM_AIF3_ERR_EINT1_SHIFT 14 /* IM_AIF3_ERR_EINT1 */
  4308. #define ARIZONA_IM_AIF3_ERR_EINT1_WIDTH 1 /* IM_AIF3_ERR_EINT1 */
  4309. #define ARIZONA_IM_AIF2_ERR_EINT1 0x2000 /* IM_AIF2_ERR_EINT1 */
  4310. #define ARIZONA_IM_AIF2_ERR_EINT1_MASK 0x2000 /* IM_AIF2_ERR_EINT1 */
  4311. #define ARIZONA_IM_AIF2_ERR_EINT1_SHIFT 13 /* IM_AIF2_ERR_EINT1 */
  4312. #define ARIZONA_IM_AIF2_ERR_EINT1_WIDTH 1 /* IM_AIF2_ERR_EINT1 */
  4313. #define ARIZONA_IM_AIF1_ERR_EINT1 0x1000 /* IM_AIF1_ERR_EINT1 */
  4314. #define ARIZONA_IM_AIF1_ERR_EINT1_MASK 0x1000 /* IM_AIF1_ERR_EINT1 */
  4315. #define ARIZONA_IM_AIF1_ERR_EINT1_SHIFT 12 /* IM_AIF1_ERR_EINT1 */
  4316. #define ARIZONA_IM_AIF1_ERR_EINT1_WIDTH 1 /* IM_AIF1_ERR_EINT1 */
  4317. #define ARIZONA_IM_CTRLIF_ERR_EINT1 0x0800 /* IM_CTRLIF_ERR_EINT1 */
  4318. #define ARIZONA_IM_CTRLIF_ERR_EINT1_MASK 0x0800 /* IM_CTRLIF_ERR_EINT1 */
  4319. #define ARIZONA_IM_CTRLIF_ERR_EINT1_SHIFT 11 /* IM_CTRLIF_ERR_EINT1 */
  4320. #define ARIZONA_IM_CTRLIF_ERR_EINT1_WIDTH 1 /* IM_CTRLIF_ERR_EINT1 */
  4321. #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
  4322. #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_MASK 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
  4323. #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_SHIFT 10 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
  4324. #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_WIDTH 1 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
  4325. #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
  4326. #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_MASK 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
  4327. #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_SHIFT 9 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
  4328. #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_WIDTH 1 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
  4329. #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1 0x0100 /* IM_SYSCLK_ENA_LOW_EINT1 */
  4330. #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_MASK 0x0100 /* IM_SYSCLK_ENA_LOW_EINT1 */
  4331. #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_SHIFT 8 /* IM_SYSCLK_ENA_LOW_EINT1 */
  4332. #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_WIDTH 1 /* IM_SYSCLK_ENA_LOW_EINT1 */
  4333. #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1 0x0080 /* IM_ISRC1_CFG_ERR_EINT1 */
  4334. #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_MASK 0x0080 /* IM_ISRC1_CFG_ERR_EINT1 */
  4335. #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_SHIFT 7 /* IM_ISRC1_CFG_ERR_EINT1 */
  4336. #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_WIDTH 1 /* IM_ISRC1_CFG_ERR_EINT1 */
  4337. #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1 0x0040 /* IM_ISRC2_CFG_ERR_EINT1 */
  4338. #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_MASK 0x0040 /* IM_ISRC2_CFG_ERR_EINT1 */
  4339. #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_SHIFT 6 /* IM_ISRC2_CFG_ERR_EINT1 */
  4340. #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_WIDTH 1 /* IM_ISRC2_CFG_ERR_EINT1 */
  4341. /*
  4342. * R3340 (0xD0C) - Interrupt Status 5 Mask
  4343. */
  4344. #define ARIZONA_IM_BOOT_DONE_EINT1 0x0100 /* IM_BOOT_DONE_EINT1 */
  4345. #define ARIZONA_IM_BOOT_DONE_EINT1_MASK 0x0100 /* IM_BOOT_DONE_EINT1 */
  4346. #define ARIZONA_IM_BOOT_DONE_EINT1_SHIFT 8 /* IM_BOOT_DONE_EINT1 */
  4347. #define ARIZONA_IM_BOOT_DONE_EINT1_WIDTH 1 /* IM_BOOT_DONE_EINT1 */
  4348. #define ARIZONA_IM_DCS_DAC_DONE_EINT1 0x0080 /* IM_DCS_DAC_DONE_EINT1 */
  4349. #define ARIZONA_IM_DCS_DAC_DONE_EINT1_MASK 0x0080 /* IM_DCS_DAC_DONE_EINT1 */
  4350. #define ARIZONA_IM_DCS_DAC_DONE_EINT1_SHIFT 7 /* IM_DCS_DAC_DONE_EINT1 */
  4351. #define ARIZONA_IM_DCS_DAC_DONE_EINT1_WIDTH 1 /* IM_DCS_DAC_DONE_EINT1 */
  4352. #define ARIZONA_IM_DCS_HP_DONE_EINT1 0x0040 /* IM_DCS_HP_DONE_EINT1 */
  4353. #define ARIZONA_IM_DCS_HP_DONE_EINT1_MASK 0x0040 /* IM_DCS_HP_DONE_EINT1 */
  4354. #define ARIZONA_IM_DCS_HP_DONE_EINT1_SHIFT 6 /* IM_DCS_HP_DONE_EINT1 */
  4355. #define ARIZONA_IM_DCS_HP_DONE_EINT1_WIDTH 1 /* IM_DCS_HP_DONE_EINT1 */
  4356. #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1 0x0002 /* IM_FLL2_CLOCK_OK_EINT1 */
  4357. #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_MASK 0x0002 /* IM_FLL2_CLOCK_OK_EINT1 */
  4358. #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_SHIFT 1 /* IM_FLL2_CLOCK_OK_EINT1 */
  4359. #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_WIDTH 1 /* IM_FLL2_CLOCK_OK_EINT1 */
  4360. #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1 0x0001 /* IM_FLL1_CLOCK_OK_EINT1 */
  4361. #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_MASK 0x0001 /* IM_FLL1_CLOCK_OK_EINT1 */
  4362. #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_SHIFT 0 /* IM_FLL1_CLOCK_OK_EINT1 */
  4363. #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_WIDTH 1 /* IM_FLL1_CLOCK_OK_EINT1 */
  4364. /*
  4365. * R3343 (0xD0F) - Interrupt Control
  4366. */
  4367. #define ARIZONA_IM_IRQ1 0x0001 /* IM_IRQ1 */
  4368. #define ARIZONA_IM_IRQ1_MASK 0x0001 /* IM_IRQ1 */
  4369. #define ARIZONA_IM_IRQ1_SHIFT 0 /* IM_IRQ1 */
  4370. #define ARIZONA_IM_IRQ1_WIDTH 1 /* IM_IRQ1 */
  4371. /*
  4372. * R3344 (0xD10) - IRQ2 Status 1
  4373. */
  4374. #define ARIZONA_GP4_EINT2 0x0008 /* GP4_EINT2 */
  4375. #define ARIZONA_GP4_EINT2_MASK 0x0008 /* GP4_EINT2 */
  4376. #define ARIZONA_GP4_EINT2_SHIFT 3 /* GP4_EINT2 */
  4377. #define ARIZONA_GP4_EINT2_WIDTH 1 /* GP4_EINT2 */
  4378. #define ARIZONA_GP3_EINT2 0x0004 /* GP3_EINT2 */
  4379. #define ARIZONA_GP3_EINT2_MASK 0x0004 /* GP3_EINT2 */
  4380. #define ARIZONA_GP3_EINT2_SHIFT 2 /* GP3_EINT2 */
  4381. #define ARIZONA_GP3_EINT2_WIDTH 1 /* GP3_EINT2 */
  4382. #define ARIZONA_GP2_EINT2 0x0002 /* GP2_EINT2 */
  4383. #define ARIZONA_GP2_EINT2_MASK 0x0002 /* GP2_EINT2 */
  4384. #define ARIZONA_GP2_EINT2_SHIFT 1 /* GP2_EINT2 */
  4385. #define ARIZONA_GP2_EINT2_WIDTH 1 /* GP2_EINT2 */
  4386. #define ARIZONA_GP1_EINT2 0x0001 /* GP1_EINT2 */
  4387. #define ARIZONA_GP1_EINT2_MASK 0x0001 /* GP1_EINT2 */
  4388. #define ARIZONA_GP1_EINT2_SHIFT 0 /* GP1_EINT2 */
  4389. #define ARIZONA_GP1_EINT2_WIDTH 1 /* GP1_EINT2 */
  4390. /*
  4391. * R3345 (0xD11) - IRQ2 Status 2
  4392. */
  4393. #define ARIZONA_DSP1_RAM_RDY_EINT2 0x0100 /* DSP1_RAM_RDY_EINT2 */
  4394. #define ARIZONA_DSP1_RAM_RDY_EINT2_MASK 0x0100 /* DSP1_RAM_RDY_EINT2 */
  4395. #define ARIZONA_DSP1_RAM_RDY_EINT2_SHIFT 8 /* DSP1_RAM_RDY_EINT2 */
  4396. #define ARIZONA_DSP1_RAM_RDY_EINT2_WIDTH 1 /* DSP1_RAM_RDY_EINT2 */
  4397. #define ARIZONA_DSP_IRQ2_EINT2 0x0002 /* DSP_IRQ2_EINT2 */
  4398. #define ARIZONA_DSP_IRQ2_EINT2_MASK 0x0002 /* DSP_IRQ2_EINT2 */
  4399. #define ARIZONA_DSP_IRQ2_EINT2_SHIFT 1 /* DSP_IRQ2_EINT2 */
  4400. #define ARIZONA_DSP_IRQ2_EINT2_WIDTH 1 /* DSP_IRQ2_EINT2 */
  4401. #define ARIZONA_DSP_IRQ1_EINT2 0x0001 /* DSP_IRQ1_EINT2 */
  4402. #define ARIZONA_DSP_IRQ1_EINT2_MASK 0x0001 /* DSP_IRQ1_EINT2 */
  4403. #define ARIZONA_DSP_IRQ1_EINT2_SHIFT 0 /* DSP_IRQ1_EINT2 */
  4404. #define ARIZONA_DSP_IRQ1_EINT2_WIDTH 1 /* DSP_IRQ1_EINT2 */
  4405. /*
  4406. * R3346 (0xD12) - IRQ2 Status 3
  4407. */
  4408. #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2 0x8000 /* SPK_SHUTDOWN_WARN_EINT2 */
  4409. #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_MASK 0x8000 /* SPK_SHUTDOWN_WARN_EINT2 */
  4410. #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_SHIFT 15 /* SPK_SHUTDOWN_WARN_EINT2 */
  4411. #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_WIDTH 1 /* SPK_SHUTDOWN_WARN_EINT2 */
  4412. #define ARIZONA_SPK_SHUTDOWN_EINT2 0x4000 /* SPK_SHUTDOWN_EINT2 */
  4413. #define ARIZONA_SPK_SHUTDOWN_EINT2_MASK 0x4000 /* SPK_SHUTDOWN_EINT2 */
  4414. #define ARIZONA_SPK_SHUTDOWN_EINT2_SHIFT 14 /* SPK_SHUTDOWN_EINT2 */
  4415. #define ARIZONA_SPK_SHUTDOWN_EINT2_WIDTH 1 /* SPK_SHUTDOWN_EINT2 */
  4416. #define ARIZONA_HPDET_EINT2 0x2000 /* HPDET_EINT2 */
  4417. #define ARIZONA_HPDET_EINT2_MASK 0x2000 /* HPDET_EINT2 */
  4418. #define ARIZONA_HPDET_EINT2_SHIFT 13 /* HPDET_EINT2 */
  4419. #define ARIZONA_HPDET_EINT2_WIDTH 1 /* HPDET_EINT2 */
  4420. #define ARIZONA_MICDET_EINT2 0x1000 /* MICDET_EINT2 */
  4421. #define ARIZONA_MICDET_EINT2_MASK 0x1000 /* MICDET_EINT2 */
  4422. #define ARIZONA_MICDET_EINT2_SHIFT 12 /* MICDET_EINT2 */
  4423. #define ARIZONA_MICDET_EINT2_WIDTH 1 /* MICDET_EINT2 */
  4424. #define ARIZONA_WSEQ_DONE_EINT2 0x0800 /* WSEQ_DONE_EINT2 */
  4425. #define ARIZONA_WSEQ_DONE_EINT2_MASK 0x0800 /* WSEQ_DONE_EINT2 */
  4426. #define ARIZONA_WSEQ_DONE_EINT2_SHIFT 11 /* WSEQ_DONE_EINT2 */
  4427. #define ARIZONA_WSEQ_DONE_EINT2_WIDTH 1 /* WSEQ_DONE_EINT2 */
  4428. #define ARIZONA_DRC2_SIG_DET_EINT2 0x0400 /* DRC2_SIG_DET_EINT2 */
  4429. #define ARIZONA_DRC2_SIG_DET_EINT2_MASK 0x0400 /* DRC2_SIG_DET_EINT2 */
  4430. #define ARIZONA_DRC2_SIG_DET_EINT2_SHIFT 10 /* DRC2_SIG_DET_EINT2 */
  4431. #define ARIZONA_DRC2_SIG_DET_EINT2_WIDTH 1 /* DRC2_SIG_DET_EINT2 */
  4432. #define ARIZONA_DRC1_SIG_DET_EINT2 0x0200 /* DRC1_SIG_DET_EINT2 */
  4433. #define ARIZONA_DRC1_SIG_DET_EINT2_MASK 0x0200 /* DRC1_SIG_DET_EINT2 */
  4434. #define ARIZONA_DRC1_SIG_DET_EINT2_SHIFT 9 /* DRC1_SIG_DET_EINT2 */
  4435. #define ARIZONA_DRC1_SIG_DET_EINT2_WIDTH 1 /* DRC1_SIG_DET_EINT2 */
  4436. #define ARIZONA_ASRC2_LOCK_EINT2 0x0100 /* ASRC2_LOCK_EINT2 */
  4437. #define ARIZONA_ASRC2_LOCK_EINT2_MASK 0x0100 /* ASRC2_LOCK_EINT2 */
  4438. #define ARIZONA_ASRC2_LOCK_EINT2_SHIFT 8 /* ASRC2_LOCK_EINT2 */
  4439. #define ARIZONA_ASRC2_LOCK_EINT2_WIDTH 1 /* ASRC2_LOCK_EINT2 */
  4440. #define ARIZONA_ASRC1_LOCK_EINT2 0x0080 /* ASRC1_LOCK_EINT2 */
  4441. #define ARIZONA_ASRC1_LOCK_EINT2_MASK 0x0080 /* ASRC1_LOCK_EINT2 */
  4442. #define ARIZONA_ASRC1_LOCK_EINT2_SHIFT 7 /* ASRC1_LOCK_EINT2 */
  4443. #define ARIZONA_ASRC1_LOCK_EINT2_WIDTH 1 /* ASRC1_LOCK_EINT2 */
  4444. #define ARIZONA_UNDERCLOCKED_EINT2 0x0040 /* UNDERCLOCKED_EINT2 */
  4445. #define ARIZONA_UNDERCLOCKED_EINT2_MASK 0x0040 /* UNDERCLOCKED_EINT2 */
  4446. #define ARIZONA_UNDERCLOCKED_EINT2_SHIFT 6 /* UNDERCLOCKED_EINT2 */
  4447. #define ARIZONA_UNDERCLOCKED_EINT2_WIDTH 1 /* UNDERCLOCKED_EINT2 */
  4448. #define ARIZONA_OVERCLOCKED_EINT2 0x0020 /* OVERCLOCKED_EINT2 */
  4449. #define ARIZONA_OVERCLOCKED_EINT2_MASK 0x0020 /* OVERCLOCKED_EINT2 */
  4450. #define ARIZONA_OVERCLOCKED_EINT2_SHIFT 5 /* OVERCLOCKED_EINT2 */
  4451. #define ARIZONA_OVERCLOCKED_EINT2_WIDTH 1 /* OVERCLOCKED_EINT2 */
  4452. #define ARIZONA_FLL2_LOCK_EINT2 0x0008 /* FLL2_LOCK_EINT2 */
  4453. #define ARIZONA_FLL2_LOCK_EINT2_MASK 0x0008 /* FLL2_LOCK_EINT2 */
  4454. #define ARIZONA_FLL2_LOCK_EINT2_SHIFT 3 /* FLL2_LOCK_EINT2 */
  4455. #define ARIZONA_FLL2_LOCK_EINT2_WIDTH 1 /* FLL2_LOCK_EINT2 */
  4456. #define ARIZONA_FLL1_LOCK_EINT2 0x0004 /* FLL1_LOCK_EINT2 */
  4457. #define ARIZONA_FLL1_LOCK_EINT2_MASK 0x0004 /* FLL1_LOCK_EINT2 */
  4458. #define ARIZONA_FLL1_LOCK_EINT2_SHIFT 2 /* FLL1_LOCK_EINT2 */
  4459. #define ARIZONA_FLL1_LOCK_EINT2_WIDTH 1 /* FLL1_LOCK_EINT2 */
  4460. #define ARIZONA_CLKGEN_ERR_EINT2 0x0002 /* CLKGEN_ERR_EINT2 */
  4461. #define ARIZONA_CLKGEN_ERR_EINT2_MASK 0x0002 /* CLKGEN_ERR_EINT2 */
  4462. #define ARIZONA_CLKGEN_ERR_EINT2_SHIFT 1 /* CLKGEN_ERR_EINT2 */
  4463. #define ARIZONA_CLKGEN_ERR_EINT2_WIDTH 1 /* CLKGEN_ERR_EINT2 */
  4464. #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2 0x0001 /* CLKGEN_ERR_ASYNC_EINT2 */
  4465. #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_MASK 0x0001 /* CLKGEN_ERR_ASYNC_EINT2 */
  4466. #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_SHIFT 0 /* CLKGEN_ERR_ASYNC_EINT2 */
  4467. #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_WIDTH 1 /* CLKGEN_ERR_ASYNC_EINT2 */
  4468. /*
  4469. * R3347 (0xD13) - IRQ2 Status 4
  4470. */
  4471. #define ARIZONA_ASRC_CFG_ERR_EINT2 0x8000 /* ASRC_CFG_ERR_EINT2 */
  4472. #define ARIZONA_ASRC_CFG_ERR_EINT2_MASK 0x8000 /* ASRC_CFG_ERR_EINT2 */
  4473. #define ARIZONA_ASRC_CFG_ERR_EINT2_SHIFT 15 /* ASRC_CFG_ERR_EINT2 */
  4474. #define ARIZONA_ASRC_CFG_ERR_EINT2_WIDTH 1 /* ASRC_CFG_ERR_EINT2 */
  4475. #define ARIZONA_AIF3_ERR_EINT2 0x4000 /* AIF3_ERR_EINT2 */
  4476. #define ARIZONA_AIF3_ERR_EINT2_MASK 0x4000 /* AIF3_ERR_EINT2 */
  4477. #define ARIZONA_AIF3_ERR_EINT2_SHIFT 14 /* AIF3_ERR_EINT2 */
  4478. #define ARIZONA_AIF3_ERR_EINT2_WIDTH 1 /* AIF3_ERR_EINT2 */
  4479. #define ARIZONA_AIF2_ERR_EINT2 0x2000 /* AIF2_ERR_EINT2 */
  4480. #define ARIZONA_AIF2_ERR_EINT2_MASK 0x2000 /* AIF2_ERR_EINT2 */
  4481. #define ARIZONA_AIF2_ERR_EINT2_SHIFT 13 /* AIF2_ERR_EINT2 */
  4482. #define ARIZONA_AIF2_ERR_EINT2_WIDTH 1 /* AIF2_ERR_EINT2 */
  4483. #define ARIZONA_AIF1_ERR_EINT2 0x1000 /* AIF1_ERR_EINT2 */
  4484. #define ARIZONA_AIF1_ERR_EINT2_MASK 0x1000 /* AIF1_ERR_EINT2 */
  4485. #define ARIZONA_AIF1_ERR_EINT2_SHIFT 12 /* AIF1_ERR_EINT2 */
  4486. #define ARIZONA_AIF1_ERR_EINT2_WIDTH 1 /* AIF1_ERR_EINT2 */
  4487. #define ARIZONA_CTRLIF_ERR_EINT2 0x0800 /* CTRLIF_ERR_EINT2 */
  4488. #define ARIZONA_CTRLIF_ERR_EINT2_MASK 0x0800 /* CTRLIF_ERR_EINT2 */
  4489. #define ARIZONA_CTRLIF_ERR_EINT2_SHIFT 11 /* CTRLIF_ERR_EINT2 */
  4490. #define ARIZONA_CTRLIF_ERR_EINT2_WIDTH 1 /* CTRLIF_ERR_EINT2 */
  4491. #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2 0x0400 /* MIXER_DROPPED_SAMPLE_EINT2 */
  4492. #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_EINT2 */
  4493. #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_SHIFT 10 /* MIXER_DROPPED_SAMPLE_EINT2 */
  4494. #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_WIDTH 1 /* MIXER_DROPPED_SAMPLE_EINT2 */
  4495. #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2 0x0200 /* ASYNC_CLK_ENA_LOW_EINT2 */
  4496. #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_EINT2 */
  4497. #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_SHIFT 9 /* ASYNC_CLK_ENA_LOW_EINT2 */
  4498. #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_WIDTH 1 /* ASYNC_CLK_ENA_LOW_EINT2 */
  4499. #define ARIZONA_SYSCLK_ENA_LOW_EINT2 0x0100 /* SYSCLK_ENA_LOW_EINT2 */
  4500. #define ARIZONA_SYSCLK_ENA_LOW_EINT2_MASK 0x0100 /* SYSCLK_ENA_LOW_EINT2 */
  4501. #define ARIZONA_SYSCLK_ENA_LOW_EINT2_SHIFT 8 /* SYSCLK_ENA_LOW_EINT2 */
  4502. #define ARIZONA_SYSCLK_ENA_LOW_EINT2_WIDTH 1 /* SYSCLK_ENA_LOW_EINT2 */
  4503. #define ARIZONA_ISRC1_CFG_ERR_EINT2 0x0080 /* ISRC1_CFG_ERR_EINT2 */
  4504. #define ARIZONA_ISRC1_CFG_ERR_EINT2_MASK 0x0080 /* ISRC1_CFG_ERR_EINT2 */
  4505. #define ARIZONA_ISRC1_CFG_ERR_EINT2_SHIFT 7 /* ISRC1_CFG_ERR_EINT2 */
  4506. #define ARIZONA_ISRC1_CFG_ERR_EINT2_WIDTH 1 /* ISRC1_CFG_ERR_EINT2 */
  4507. #define ARIZONA_ISRC2_CFG_ERR_EINT2 0x0040 /* ISRC2_CFG_ERR_EINT2 */
  4508. #define ARIZONA_ISRC2_CFG_ERR_EINT2_MASK 0x0040 /* ISRC2_CFG_ERR_EINT2 */
  4509. #define ARIZONA_ISRC2_CFG_ERR_EINT2_SHIFT 6 /* ISRC2_CFG_ERR_EINT2 */
  4510. #define ARIZONA_ISRC2_CFG_ERR_EINT2_WIDTH 1 /* ISRC2_CFG_ERR_EINT2 */
  4511. /*
  4512. * R3348 (0xD14) - IRQ2 Status 5
  4513. */
  4514. #define ARIZONA_BOOT_DONE_EINT2 0x0100 /* BOOT_DONE_EINT2 */
  4515. #define ARIZONA_BOOT_DONE_EINT2_MASK 0x0100 /* BOOT_DONE_EINT2 */
  4516. #define ARIZONA_BOOT_DONE_EINT2_SHIFT 8 /* BOOT_DONE_EINT2 */
  4517. #define ARIZONA_BOOT_DONE_EINT2_WIDTH 1 /* BOOT_DONE_EINT2 */
  4518. #define ARIZONA_DCS_DAC_DONE_EINT2 0x0080 /* DCS_DAC_DONE_EINT2 */
  4519. #define ARIZONA_DCS_DAC_DONE_EINT2_MASK 0x0080 /* DCS_DAC_DONE_EINT2 */
  4520. #define ARIZONA_DCS_DAC_DONE_EINT2_SHIFT 7 /* DCS_DAC_DONE_EINT2 */
  4521. #define ARIZONA_DCS_DAC_DONE_EINT2_WIDTH 1 /* DCS_DAC_DONE_EINT2 */
  4522. #define ARIZONA_DCS_HP_DONE_EINT2 0x0040 /* DCS_HP_DONE_EINT2 */
  4523. #define ARIZONA_DCS_HP_DONE_EINT2_MASK 0x0040 /* DCS_HP_DONE_EINT2 */
  4524. #define ARIZONA_DCS_HP_DONE_EINT2_SHIFT 6 /* DCS_HP_DONE_EINT2 */
  4525. #define ARIZONA_DCS_HP_DONE_EINT2_WIDTH 1 /* DCS_HP_DONE_EINT2 */
  4526. #define ARIZONA_FLL2_CLOCK_OK_EINT2 0x0002 /* FLL2_CLOCK_OK_EINT2 */
  4527. #define ARIZONA_FLL2_CLOCK_OK_EINT2_MASK 0x0002 /* FLL2_CLOCK_OK_EINT2 */
  4528. #define ARIZONA_FLL2_CLOCK_OK_EINT2_SHIFT 1 /* FLL2_CLOCK_OK_EINT2 */
  4529. #define ARIZONA_FLL2_CLOCK_OK_EINT2_WIDTH 1 /* FLL2_CLOCK_OK_EINT2 */
  4530. #define ARIZONA_FLL1_CLOCK_OK_EINT2 0x0001 /* FLL1_CLOCK_OK_EINT2 */
  4531. #define ARIZONA_FLL1_CLOCK_OK_EINT2_MASK 0x0001 /* FLL1_CLOCK_OK_EINT2 */
  4532. #define ARIZONA_FLL1_CLOCK_OK_EINT2_SHIFT 0 /* FLL1_CLOCK_OK_EINT2 */
  4533. #define ARIZONA_FLL1_CLOCK_OK_EINT2_WIDTH 1 /* FLL1_CLOCK_OK_EINT2 */
  4534. /*
  4535. * R3352 (0xD18) - IRQ2 Status 1 Mask
  4536. */
  4537. #define ARIZONA_IM_GP4_EINT2 0x0008 /* IM_GP4_EINT2 */
  4538. #define ARIZONA_IM_GP4_EINT2_MASK 0x0008 /* IM_GP4_EINT2 */
  4539. #define ARIZONA_IM_GP4_EINT2_SHIFT 3 /* IM_GP4_EINT2 */
  4540. #define ARIZONA_IM_GP4_EINT2_WIDTH 1 /* IM_GP4_EINT2 */
  4541. #define ARIZONA_IM_GP3_EINT2 0x0004 /* IM_GP3_EINT2 */
  4542. #define ARIZONA_IM_GP3_EINT2_MASK 0x0004 /* IM_GP3_EINT2 */
  4543. #define ARIZONA_IM_GP3_EINT2_SHIFT 2 /* IM_GP3_EINT2 */
  4544. #define ARIZONA_IM_GP3_EINT2_WIDTH 1 /* IM_GP3_EINT2 */
  4545. #define ARIZONA_IM_GP2_EINT2 0x0002 /* IM_GP2_EINT2 */
  4546. #define ARIZONA_IM_GP2_EINT2_MASK 0x0002 /* IM_GP2_EINT2 */
  4547. #define ARIZONA_IM_GP2_EINT2_SHIFT 1 /* IM_GP2_EINT2 */
  4548. #define ARIZONA_IM_GP2_EINT2_WIDTH 1 /* IM_GP2_EINT2 */
  4549. #define ARIZONA_IM_GP1_EINT2 0x0001 /* IM_GP1_EINT2 */
  4550. #define ARIZONA_IM_GP1_EINT2_MASK 0x0001 /* IM_GP1_EINT2 */
  4551. #define ARIZONA_IM_GP1_EINT2_SHIFT 0 /* IM_GP1_EINT2 */
  4552. #define ARIZONA_IM_GP1_EINT2_WIDTH 1 /* IM_GP1_EINT2 */
  4553. /*
  4554. * R3353 (0xD19) - IRQ2 Status 2 Mask
  4555. */
  4556. #define ARIZONA_IM_DSP1_RAM_RDY_EINT2 0x0100 /* IM_DSP1_RAM_RDY_EINT2 */
  4557. #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_MASK 0x0100 /* IM_DSP1_RAM_RDY_EINT2 */
  4558. #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_SHIFT 8 /* IM_DSP1_RAM_RDY_EINT2 */
  4559. #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_WIDTH 1 /* IM_DSP1_RAM_RDY_EINT2 */
  4560. #define ARIZONA_IM_DSP_IRQ2_EINT2 0x0002 /* IM_DSP_IRQ2_EINT2 */
  4561. #define ARIZONA_IM_DSP_IRQ2_EINT2_MASK 0x0002 /* IM_DSP_IRQ2_EINT2 */
  4562. #define ARIZONA_IM_DSP_IRQ2_EINT2_SHIFT 1 /* IM_DSP_IRQ2_EINT2 */
  4563. #define ARIZONA_IM_DSP_IRQ2_EINT2_WIDTH 1 /* IM_DSP_IRQ2_EINT2 */
  4564. #define ARIZONA_IM_DSP_IRQ1_EINT2 0x0001 /* IM_DSP_IRQ1_EINT2 */
  4565. #define ARIZONA_IM_DSP_IRQ1_EINT2_MASK 0x0001 /* IM_DSP_IRQ1_EINT2 */
  4566. #define ARIZONA_IM_DSP_IRQ1_EINT2_SHIFT 0 /* IM_DSP_IRQ1_EINT2 */
  4567. #define ARIZONA_IM_DSP_IRQ1_EINT2_WIDTH 1 /* IM_DSP_IRQ1_EINT2 */
  4568. /*
  4569. * R3354 (0xD1A) - IRQ2 Status 3 Mask
  4570. */
  4571. #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
  4572. #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_MASK 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
  4573. #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_SHIFT 15 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
  4574. #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_WIDTH 1 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
  4575. #define ARIZONA_IM_SPK_SHUTDOWN_EINT2 0x4000 /* IM_SPK_SHUTDOWN_EINT2 */
  4576. #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_MASK 0x4000 /* IM_SPK_SHUTDOWN_EINT2 */
  4577. #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_SHIFT 14 /* IM_SPK_SHUTDOWN_EINT2 */
  4578. #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_WIDTH 1 /* IM_SPK_SHUTDOWN_EINT2 */
  4579. #define ARIZONA_IM_HPDET_EINT2 0x2000 /* IM_HPDET_EINT2 */
  4580. #define ARIZONA_IM_HPDET_EINT2_MASK 0x2000 /* IM_HPDET_EINT2 */
  4581. #define ARIZONA_IM_HPDET_EINT2_SHIFT 13 /* IM_HPDET_EINT2 */
  4582. #define ARIZONA_IM_HPDET_EINT2_WIDTH 1 /* IM_HPDET_EINT2 */
  4583. #define ARIZONA_IM_MICDET_EINT2 0x1000 /* IM_MICDET_EINT2 */
  4584. #define ARIZONA_IM_MICDET_EINT2_MASK 0x1000 /* IM_MICDET_EINT2 */
  4585. #define ARIZONA_IM_MICDET_EINT2_SHIFT 12 /* IM_MICDET_EINT2 */
  4586. #define ARIZONA_IM_MICDET_EINT2_WIDTH 1 /* IM_MICDET_EINT2 */
  4587. #define ARIZONA_IM_WSEQ_DONE_EINT2 0x0800 /* IM_WSEQ_DONE_EINT2 */
  4588. #define ARIZONA_IM_WSEQ_DONE_EINT2_MASK 0x0800 /* IM_WSEQ_DONE_EINT2 */
  4589. #define ARIZONA_IM_WSEQ_DONE_EINT2_SHIFT 11 /* IM_WSEQ_DONE_EINT2 */
  4590. #define ARIZONA_IM_WSEQ_DONE_EINT2_WIDTH 1 /* IM_WSEQ_DONE_EINT2 */
  4591. #define ARIZONA_IM_DRC2_SIG_DET_EINT2 0x0400 /* IM_DRC2_SIG_DET_EINT2 */
  4592. #define ARIZONA_IM_DRC2_SIG_DET_EINT2_MASK 0x0400 /* IM_DRC2_SIG_DET_EINT2 */
  4593. #define ARIZONA_IM_DRC2_SIG_DET_EINT2_SHIFT 10 /* IM_DRC2_SIG_DET_EINT2 */
  4594. #define ARIZONA_IM_DRC2_SIG_DET_EINT2_WIDTH 1 /* IM_DRC2_SIG_DET_EINT2 */
  4595. #define ARIZONA_IM_DRC1_SIG_DET_EINT2 0x0200 /* IM_DRC1_SIG_DET_EINT2 */
  4596. #define ARIZONA_IM_DRC1_SIG_DET_EINT2_MASK 0x0200 /* IM_DRC1_SIG_DET_EINT2 */
  4597. #define ARIZONA_IM_DRC1_SIG_DET_EINT2_SHIFT 9 /* IM_DRC1_SIG_DET_EINT2 */
  4598. #define ARIZONA_IM_DRC1_SIG_DET_EINT2_WIDTH 1 /* IM_DRC1_SIG_DET_EINT2 */
  4599. #define ARIZONA_IM_ASRC2_LOCK_EINT2 0x0100 /* IM_ASRC2_LOCK_EINT2 */
  4600. #define ARIZONA_IM_ASRC2_LOCK_EINT2_MASK 0x0100 /* IM_ASRC2_LOCK_EINT2 */
  4601. #define ARIZONA_IM_ASRC2_LOCK_EINT2_SHIFT 8 /* IM_ASRC2_LOCK_EINT2 */
  4602. #define ARIZONA_IM_ASRC2_LOCK_EINT2_WIDTH 1 /* IM_ASRC2_LOCK_EINT2 */
  4603. #define ARIZONA_IM_ASRC1_LOCK_EINT2 0x0080 /* IM_ASRC1_LOCK_EINT2 */
  4604. #define ARIZONA_IM_ASRC1_LOCK_EINT2_MASK 0x0080 /* IM_ASRC1_LOCK_EINT2 */
  4605. #define ARIZONA_IM_ASRC1_LOCK_EINT2_SHIFT 7 /* IM_ASRC1_LOCK_EINT2 */
  4606. #define ARIZONA_IM_ASRC1_LOCK_EINT2_WIDTH 1 /* IM_ASRC1_LOCK_EINT2 */
  4607. #define ARIZONA_IM_UNDERCLOCKED_EINT2 0x0040 /* IM_UNDERCLOCKED_EINT2 */
  4608. #define ARIZONA_IM_UNDERCLOCKED_EINT2_MASK 0x0040 /* IM_UNDERCLOCKED_EINT2 */
  4609. #define ARIZONA_IM_UNDERCLOCKED_EINT2_SHIFT 6 /* IM_UNDERCLOCKED_EINT2 */
  4610. #define ARIZONA_IM_UNDERCLOCKED_EINT2_WIDTH 1 /* IM_UNDERCLOCKED_EINT2 */
  4611. #define ARIZONA_IM_OVERCLOCKED_EINT2 0x0020 /* IM_OVERCLOCKED_EINT2 */
  4612. #define ARIZONA_IM_OVERCLOCKED_EINT2_MASK 0x0020 /* IM_OVERCLOCKED_EINT2 */
  4613. #define ARIZONA_IM_OVERCLOCKED_EINT2_SHIFT 5 /* IM_OVERCLOCKED_EINT2 */
  4614. #define ARIZONA_IM_OVERCLOCKED_EINT2_WIDTH 1 /* IM_OVERCLOCKED_EINT2 */
  4615. #define ARIZONA_IM_FLL2_LOCK_EINT2 0x0008 /* IM_FLL2_LOCK_EINT2 */
  4616. #define ARIZONA_IM_FLL2_LOCK_EINT2_MASK 0x0008 /* IM_FLL2_LOCK_EINT2 */
  4617. #define ARIZONA_IM_FLL2_LOCK_EINT2_SHIFT 3 /* IM_FLL2_LOCK_EINT2 */
  4618. #define ARIZONA_IM_FLL2_LOCK_EINT2_WIDTH 1 /* IM_FLL2_LOCK_EINT2 */
  4619. #define ARIZONA_IM_FLL1_LOCK_EINT2 0x0004 /* IM_FLL1_LOCK_EINT2 */
  4620. #define ARIZONA_IM_FLL1_LOCK_EINT2_MASK 0x0004 /* IM_FLL1_LOCK_EINT2 */
  4621. #define ARIZONA_IM_FLL1_LOCK_EINT2_SHIFT 2 /* IM_FLL1_LOCK_EINT2 */
  4622. #define ARIZONA_IM_FLL1_LOCK_EINT2_WIDTH 1 /* IM_FLL1_LOCK_EINT2 */
  4623. #define ARIZONA_IM_CLKGEN_ERR_EINT2 0x0002 /* IM_CLKGEN_ERR_EINT2 */
  4624. #define ARIZONA_IM_CLKGEN_ERR_EINT2_MASK 0x0002 /* IM_CLKGEN_ERR_EINT2 */
  4625. #define ARIZONA_IM_CLKGEN_ERR_EINT2_SHIFT 1 /* IM_CLKGEN_ERR_EINT2 */
  4626. #define ARIZONA_IM_CLKGEN_ERR_EINT2_WIDTH 1 /* IM_CLKGEN_ERR_EINT2 */
  4627. #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
  4628. #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_MASK 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
  4629. #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_SHIFT 0 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
  4630. #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_WIDTH 1 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
  4631. /*
  4632. * R3355 (0xD1B) - IRQ2 Status 4 Mask
  4633. */
  4634. #define ARIZONA_IM_ASRC_CFG_ERR_EINT2 0x8000 /* IM_ASRC_CFG_ERR_EINT2 */
  4635. #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_MASK 0x8000 /* IM_ASRC_CFG_ERR_EINT2 */
  4636. #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_SHIFT 15 /* IM_ASRC_CFG_ERR_EINT2 */
  4637. #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_WIDTH 1 /* IM_ASRC_CFG_ERR_EINT2 */
  4638. #define ARIZONA_IM_AIF3_ERR_EINT2 0x4000 /* IM_AIF3_ERR_EINT2 */
  4639. #define ARIZONA_IM_AIF3_ERR_EINT2_MASK 0x4000 /* IM_AIF3_ERR_EINT2 */
  4640. #define ARIZONA_IM_AIF3_ERR_EINT2_SHIFT 14 /* IM_AIF3_ERR_EINT2 */
  4641. #define ARIZONA_IM_AIF3_ERR_EINT2_WIDTH 1 /* IM_AIF3_ERR_EINT2 */
  4642. #define ARIZONA_IM_AIF2_ERR_EINT2 0x2000 /* IM_AIF2_ERR_EINT2 */
  4643. #define ARIZONA_IM_AIF2_ERR_EINT2_MASK 0x2000 /* IM_AIF2_ERR_EINT2 */
  4644. #define ARIZONA_IM_AIF2_ERR_EINT2_SHIFT 13 /* IM_AIF2_ERR_EINT2 */
  4645. #define ARIZONA_IM_AIF2_ERR_EINT2_WIDTH 1 /* IM_AIF2_ERR_EINT2 */
  4646. #define ARIZONA_IM_AIF1_ERR_EINT2 0x1000 /* IM_AIF1_ERR_EINT2 */
  4647. #define ARIZONA_IM_AIF1_ERR_EINT2_MASK 0x1000 /* IM_AIF1_ERR_EINT2 */
  4648. #define ARIZONA_IM_AIF1_ERR_EINT2_SHIFT 12 /* IM_AIF1_ERR_EINT2 */
  4649. #define ARIZONA_IM_AIF1_ERR_EINT2_WIDTH 1 /* IM_AIF1_ERR_EINT2 */
  4650. #define ARIZONA_IM_CTRLIF_ERR_EINT2 0x0800 /* IM_CTRLIF_ERR_EINT2 */
  4651. #define ARIZONA_IM_CTRLIF_ERR_EINT2_MASK 0x0800 /* IM_CTRLIF_ERR_EINT2 */
  4652. #define ARIZONA_IM_CTRLIF_ERR_EINT2_SHIFT 11 /* IM_CTRLIF_ERR_EINT2 */
  4653. #define ARIZONA_IM_CTRLIF_ERR_EINT2_WIDTH 1 /* IM_CTRLIF_ERR_EINT2 */
  4654. #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
  4655. #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_MASK 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
  4656. #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_SHIFT 10 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
  4657. #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_WIDTH 1 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
  4658. #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
  4659. #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_MASK 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
  4660. #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_SHIFT 9 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
  4661. #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_WIDTH 1 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
  4662. #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2 0x0100 /* IM_SYSCLK_ENA_LOW_EINT2 */
  4663. #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_MASK 0x0100 /* IM_SYSCLK_ENA_LOW_EINT2 */
  4664. #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_SHIFT 8 /* IM_SYSCLK_ENA_LOW_EINT2 */
  4665. #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_WIDTH 1 /* IM_SYSCLK_ENA_LOW_EINT2 */
  4666. #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2 0x0080 /* IM_ISRC1_CFG_ERR_EINT2 */
  4667. #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_MASK 0x0080 /* IM_ISRC1_CFG_ERR_EINT2 */
  4668. #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_SHIFT 7 /* IM_ISRC1_CFG_ERR_EINT2 */
  4669. #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_WIDTH 1 /* IM_ISRC1_CFG_ERR_EINT2 */
  4670. #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2 0x0040 /* IM_ISRC2_CFG_ERR_EINT2 */
  4671. #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_MASK 0x0040 /* IM_ISRC2_CFG_ERR_EINT2 */
  4672. #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_SHIFT 6 /* IM_ISRC2_CFG_ERR_EINT2 */
  4673. #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_WIDTH 1 /* IM_ISRC2_CFG_ERR_EINT2 */
  4674. /*
  4675. * R3356 (0xD1C) - IRQ2 Status 5 Mask
  4676. */
  4677. #define ARIZONA_IM_BOOT_DONE_EINT2 0x0100 /* IM_BOOT_DONE_EINT2 */
  4678. #define ARIZONA_IM_BOOT_DONE_EINT2_MASK 0x0100 /* IM_BOOT_DONE_EINT2 */
  4679. #define ARIZONA_IM_BOOT_DONE_EINT2_SHIFT 8 /* IM_BOOT_DONE_EINT2 */
  4680. #define ARIZONA_IM_BOOT_DONE_EINT2_WIDTH 1 /* IM_BOOT_DONE_EINT2 */
  4681. #define ARIZONA_IM_DCS_DAC_DONE_EINT2 0x0080 /* IM_DCS_DAC_DONE_EINT2 */
  4682. #define ARIZONA_IM_DCS_DAC_DONE_EINT2_MASK 0x0080 /* IM_DCS_DAC_DONE_EINT2 */
  4683. #define ARIZONA_IM_DCS_DAC_DONE_EINT2_SHIFT 7 /* IM_DCS_DAC_DONE_EINT2 */
  4684. #define ARIZONA_IM_DCS_DAC_DONE_EINT2_WIDTH 1 /* IM_DCS_DAC_DONE_EINT2 */
  4685. #define ARIZONA_IM_DCS_HP_DONE_EINT2 0x0040 /* IM_DCS_HP_DONE_EINT2 */
  4686. #define ARIZONA_IM_DCS_HP_DONE_EINT2_MASK 0x0040 /* IM_DCS_HP_DONE_EINT2 */
  4687. #define ARIZONA_IM_DCS_HP_DONE_EINT2_SHIFT 6 /* IM_DCS_HP_DONE_EINT2 */
  4688. #define ARIZONA_IM_DCS_HP_DONE_EINT2_WIDTH 1 /* IM_DCS_HP_DONE_EINT2 */
  4689. #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2 0x0002 /* IM_FLL2_CLOCK_OK_EINT2 */
  4690. #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_MASK 0x0002 /* IM_FLL2_CLOCK_OK_EINT2 */
  4691. #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_SHIFT 1 /* IM_FLL2_CLOCK_OK_EINT2 */
  4692. #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_WIDTH 1 /* IM_FLL2_CLOCK_OK_EINT2 */
  4693. #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2 0x0001 /* IM_FLL1_CLOCK_OK_EINT2 */
  4694. #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_MASK 0x0001 /* IM_FLL1_CLOCK_OK_EINT2 */
  4695. #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_SHIFT 0 /* IM_FLL1_CLOCK_OK_EINT2 */
  4696. #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_WIDTH 1 /* IM_FLL1_CLOCK_OK_EINT2 */
  4697. /*
  4698. * R3359 (0xD1F) - IRQ2 Control
  4699. */
  4700. #define ARIZONA_IM_IRQ2 0x0001 /* IM_IRQ2 */
  4701. #define ARIZONA_IM_IRQ2_MASK 0x0001 /* IM_IRQ2 */
  4702. #define ARIZONA_IM_IRQ2_SHIFT 0 /* IM_IRQ2 */
  4703. #define ARIZONA_IM_IRQ2_WIDTH 1 /* IM_IRQ2 */
  4704. /*
  4705. * R3360 (0xD20) - Interrupt Raw Status 2
  4706. */
  4707. #define ARIZONA_DSP1_RAM_RDY_STS 0x0100 /* DSP1_RAM_RDY_STS */
  4708. #define ARIZONA_DSP1_RAM_RDY_STS_MASK 0x0100 /* DSP1_RAM_RDY_STS */
  4709. #define ARIZONA_DSP1_RAM_RDY_STS_SHIFT 8 /* DSP1_RAM_RDY_STS */
  4710. #define ARIZONA_DSP1_RAM_RDY_STS_WIDTH 1 /* DSP1_RAM_RDY_STS */
  4711. #define ARIZONA_DSP_IRQ2_STS 0x0002 /* DSP_IRQ2_STS */
  4712. #define ARIZONA_DSP_IRQ2_STS_MASK 0x0002 /* DSP_IRQ2_STS */
  4713. #define ARIZONA_DSP_IRQ2_STS_SHIFT 1 /* DSP_IRQ2_STS */
  4714. #define ARIZONA_DSP_IRQ2_STS_WIDTH 1 /* DSP_IRQ2_STS */
  4715. #define ARIZONA_DSP_IRQ1_STS 0x0001 /* DSP_IRQ1_STS */
  4716. #define ARIZONA_DSP_IRQ1_STS_MASK 0x0001 /* DSP_IRQ1_STS */
  4717. #define ARIZONA_DSP_IRQ1_STS_SHIFT 0 /* DSP_IRQ1_STS */
  4718. #define ARIZONA_DSP_IRQ1_STS_WIDTH 1 /* DSP_IRQ1_STS */
  4719. /*
  4720. * R3361 (0xD21) - Interrupt Raw Status 3
  4721. */
  4722. #define ARIZONA_SPK_SHUTDOWN_WARN_STS 0x8000 /* SPK_SHUTDOWN_WARN_STS */
  4723. #define ARIZONA_SPK_SHUTDOWN_WARN_STS_MASK 0x8000 /* SPK_SHUTDOWN_WARN_STS */
  4724. #define ARIZONA_SPK_SHUTDOWN_WARN_STS_SHIFT 15 /* SPK_SHUTDOWN_WARN_STS */
  4725. #define ARIZONA_SPK_SHUTDOWN_WARN_STS_WIDTH 1 /* SPK_SHUTDOWN_WARN_STS */
  4726. #define ARIZONA_SPK_SHUTDOWN_STS 0x4000 /* SPK_SHUTDOWN_STS */
  4727. #define ARIZONA_SPK_SHUTDOWN_STS_MASK 0x4000 /* SPK_SHUTDOWN_STS */
  4728. #define ARIZONA_SPK_SHUTDOWN_STS_SHIFT 14 /* SPK_SHUTDOWN_STS */
  4729. #define ARIZONA_SPK_SHUTDOWN_STS_WIDTH 1 /* SPK_SHUTDOWN_STS */
  4730. #define ARIZONA_HPDET_STS 0x2000 /* HPDET_STS */
  4731. #define ARIZONA_HPDET_STS_MASK 0x2000 /* HPDET_STS */
  4732. #define ARIZONA_HPDET_STS_SHIFT 13 /* HPDET_STS */
  4733. #define ARIZONA_HPDET_STS_WIDTH 1 /* HPDET_STS */
  4734. #define ARIZONA_MICDET_STS 0x1000 /* MICDET_STS */
  4735. #define ARIZONA_MICDET_STS_MASK 0x1000 /* MICDET_STS */
  4736. #define ARIZONA_MICDET_STS_SHIFT 12 /* MICDET_STS */
  4737. #define ARIZONA_MICDET_STS_WIDTH 1 /* MICDET_STS */
  4738. #define ARIZONA_WSEQ_DONE_STS 0x0800 /* WSEQ_DONE_STS */
  4739. #define ARIZONA_WSEQ_DONE_STS_MASK 0x0800 /* WSEQ_DONE_STS */
  4740. #define ARIZONA_WSEQ_DONE_STS_SHIFT 11 /* WSEQ_DONE_STS */
  4741. #define ARIZONA_WSEQ_DONE_STS_WIDTH 1 /* WSEQ_DONE_STS */
  4742. #define ARIZONA_DRC2_SIG_DET_STS 0x0400 /* DRC2_SIG_DET_STS */
  4743. #define ARIZONA_DRC2_SIG_DET_STS_MASK 0x0400 /* DRC2_SIG_DET_STS */
  4744. #define ARIZONA_DRC2_SIG_DET_STS_SHIFT 10 /* DRC2_SIG_DET_STS */
  4745. #define ARIZONA_DRC2_SIG_DET_STS_WIDTH 1 /* DRC2_SIG_DET_STS */
  4746. #define ARIZONA_DRC1_SIG_DET_STS 0x0200 /* DRC1_SIG_DET_STS */
  4747. #define ARIZONA_DRC1_SIG_DET_STS_MASK 0x0200 /* DRC1_SIG_DET_STS */
  4748. #define ARIZONA_DRC1_SIG_DET_STS_SHIFT 9 /* DRC1_SIG_DET_STS */
  4749. #define ARIZONA_DRC1_SIG_DET_STS_WIDTH 1 /* DRC1_SIG_DET_STS */
  4750. #define ARIZONA_ASRC2_LOCK_STS 0x0100 /* ASRC2_LOCK_STS */
  4751. #define ARIZONA_ASRC2_LOCK_STS_MASK 0x0100 /* ASRC2_LOCK_STS */
  4752. #define ARIZONA_ASRC2_LOCK_STS_SHIFT 8 /* ASRC2_LOCK_STS */
  4753. #define ARIZONA_ASRC2_LOCK_STS_WIDTH 1 /* ASRC2_LOCK_STS */
  4754. #define ARIZONA_ASRC1_LOCK_STS 0x0080 /* ASRC1_LOCK_STS */
  4755. #define ARIZONA_ASRC1_LOCK_STS_MASK 0x0080 /* ASRC1_LOCK_STS */
  4756. #define ARIZONA_ASRC1_LOCK_STS_SHIFT 7 /* ASRC1_LOCK_STS */
  4757. #define ARIZONA_ASRC1_LOCK_STS_WIDTH 1 /* ASRC1_LOCK_STS */
  4758. #define ARIZONA_UNDERCLOCKED_STS 0x0040 /* UNDERCLOCKED_STS */
  4759. #define ARIZONA_UNDERCLOCKED_STS_MASK 0x0040 /* UNDERCLOCKED_STS */
  4760. #define ARIZONA_UNDERCLOCKED_STS_SHIFT 6 /* UNDERCLOCKED_STS */
  4761. #define ARIZONA_UNDERCLOCKED_STS_WIDTH 1 /* UNDERCLOCKED_STS */
  4762. #define ARIZONA_OVERCLOCKED_STS 0x0020 /* OVERCLOCKED_STS */
  4763. #define ARIZONA_OVERCLOCKED_STS_MASK 0x0020 /* OVERCLOCKED_STS */
  4764. #define ARIZONA_OVERCLOCKED_STS_SHIFT 5 /* OVERCLOCKED_STS */
  4765. #define ARIZONA_OVERCLOCKED_STS_WIDTH 1 /* OVERCLOCKED_STS */
  4766. #define ARIZONA_FLL2_LOCK_STS 0x0008 /* FLL2_LOCK_STS */
  4767. #define ARIZONA_FLL2_LOCK_STS_MASK 0x0008 /* FLL2_LOCK_STS */
  4768. #define ARIZONA_FLL2_LOCK_STS_SHIFT 3 /* FLL2_LOCK_STS */
  4769. #define ARIZONA_FLL2_LOCK_STS_WIDTH 1 /* FLL2_LOCK_STS */
  4770. #define ARIZONA_FLL1_LOCK_STS 0x0004 /* FLL1_LOCK_STS */
  4771. #define ARIZONA_FLL1_LOCK_STS_MASK 0x0004 /* FLL1_LOCK_STS */
  4772. #define ARIZONA_FLL1_LOCK_STS_SHIFT 2 /* FLL1_LOCK_STS */
  4773. #define ARIZONA_FLL1_LOCK_STS_WIDTH 1 /* FLL1_LOCK_STS */
  4774. #define ARIZONA_CLKGEN_ERR_STS 0x0002 /* CLKGEN_ERR_STS */
  4775. #define ARIZONA_CLKGEN_ERR_STS_MASK 0x0002 /* CLKGEN_ERR_STS */
  4776. #define ARIZONA_CLKGEN_ERR_STS_SHIFT 1 /* CLKGEN_ERR_STS */
  4777. #define ARIZONA_CLKGEN_ERR_STS_WIDTH 1 /* CLKGEN_ERR_STS */
  4778. #define ARIZONA_CLKGEN_ERR_ASYNC_STS 0x0001 /* CLKGEN_ERR_ASYNC_STS */
  4779. #define ARIZONA_CLKGEN_ERR_ASYNC_STS_MASK 0x0001 /* CLKGEN_ERR_ASYNC_STS */
  4780. #define ARIZONA_CLKGEN_ERR_ASYNC_STS_SHIFT 0 /* CLKGEN_ERR_ASYNC_STS */
  4781. #define ARIZONA_CLKGEN_ERR_ASYNC_STS_WIDTH 1 /* CLKGEN_ERR_ASYNC_STS */
  4782. /*
  4783. * R3362 (0xD22) - Interrupt Raw Status 4
  4784. */
  4785. #define ARIZONA_ASRC_CFG_ERR_STS 0x8000 /* ASRC_CFG_ERR_STS */
  4786. #define ARIZONA_ASRC_CFG_ERR_STS_MASK 0x8000 /* ASRC_CFG_ERR_STS */
  4787. #define ARIZONA_ASRC_CFG_ERR_STS_SHIFT 15 /* ASRC_CFG_ERR_STS */
  4788. #define ARIZONA_ASRC_CFG_ERR_STS_WIDTH 1 /* ASRC_CFG_ERR_STS */
  4789. #define ARIZONA_AIF3_ERR_STS 0x4000 /* AIF3_ERR_STS */
  4790. #define ARIZONA_AIF3_ERR_STS_MASK 0x4000 /* AIF3_ERR_STS */
  4791. #define ARIZONA_AIF3_ERR_STS_SHIFT 14 /* AIF3_ERR_STS */
  4792. #define ARIZONA_AIF3_ERR_STS_WIDTH 1 /* AIF3_ERR_STS */
  4793. #define ARIZONA_AIF2_ERR_STS 0x2000 /* AIF2_ERR_STS */
  4794. #define ARIZONA_AIF2_ERR_STS_MASK 0x2000 /* AIF2_ERR_STS */
  4795. #define ARIZONA_AIF2_ERR_STS_SHIFT 13 /* AIF2_ERR_STS */
  4796. #define ARIZONA_AIF2_ERR_STS_WIDTH 1 /* AIF2_ERR_STS */
  4797. #define ARIZONA_AIF1_ERR_STS 0x1000 /* AIF1_ERR_STS */
  4798. #define ARIZONA_AIF1_ERR_STS_MASK 0x1000 /* AIF1_ERR_STS */
  4799. #define ARIZONA_AIF1_ERR_STS_SHIFT 12 /* AIF1_ERR_STS */
  4800. #define ARIZONA_AIF1_ERR_STS_WIDTH 1 /* AIF1_ERR_STS */
  4801. #define ARIZONA_CTRLIF_ERR_STS 0x0800 /* CTRLIF_ERR_STS */
  4802. #define ARIZONA_CTRLIF_ERR_STS_MASK 0x0800 /* CTRLIF_ERR_STS */
  4803. #define ARIZONA_CTRLIF_ERR_STS_SHIFT 11 /* CTRLIF_ERR_STS */
  4804. #define ARIZONA_CTRLIF_ERR_STS_WIDTH 1 /* CTRLIF_ERR_STS */
  4805. #define ARIZONA_MIXER_DROPPED_SAMPLE_STS 0x0400 /* MIXER_DROPPED_SAMPLE_STS */
  4806. #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_STS */
  4807. #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_SHIFT 10 /* MIXER_DROPPED_SAMPLE_STS */
  4808. #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_WIDTH 1 /* MIXER_DROPPED_SAMPLE_STS */
  4809. #define ARIZONA_ASYNC_CLK_ENA_LOW_STS 0x0200 /* ASYNC_CLK_ENA_LOW_STS */
  4810. #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_STS */
  4811. #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_SHIFT 9 /* ASYNC_CLK_ENA_LOW_STS */
  4812. #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_WIDTH 1 /* ASYNC_CLK_ENA_LOW_STS */
  4813. #define ARIZONA_SYSCLK_ENA_LOW_STS 0x0100 /* SYSCLK_ENA_LOW_STS */
  4814. #define ARIZONA_SYSCLK_ENA_LOW_STS_MASK 0x0100 /* SYSCLK_ENA_LOW_STS */
  4815. #define ARIZONA_SYSCLK_ENA_LOW_STS_SHIFT 8 /* SYSCLK_ENA_LOW_STS */
  4816. #define ARIZONA_SYSCLK_ENA_LOW_STS_WIDTH 1 /* SYSCLK_ENA_LOW_STS */
  4817. #define ARIZONA_ISRC1_CFG_ERR_STS 0x0080 /* ISRC1_CFG_ERR_STS */
  4818. #define ARIZONA_ISRC1_CFG_ERR_STS_MASK 0x0080 /* ISRC1_CFG_ERR_STS */
  4819. #define ARIZONA_ISRC1_CFG_ERR_STS_SHIFT 7 /* ISRC1_CFG_ERR_STS */
  4820. #define ARIZONA_ISRC1_CFG_ERR_STS_WIDTH 1 /* ISRC1_CFG_ERR_STS */
  4821. #define ARIZONA_ISRC2_CFG_ERR_STS 0x0040 /* ISRC2_CFG_ERR_STS */
  4822. #define ARIZONA_ISRC2_CFG_ERR_STS_MASK 0x0040 /* ISRC2_CFG_ERR_STS */
  4823. #define ARIZONA_ISRC2_CFG_ERR_STS_SHIFT 6 /* ISRC2_CFG_ERR_STS */
  4824. #define ARIZONA_ISRC2_CFG_ERR_STS_WIDTH 1 /* ISRC2_CFG_ERR_STS */
  4825. /*
  4826. * R3363 (0xD23) - Interrupt Raw Status 5
  4827. */
  4828. #define ARIZONA_BOOT_DONE_STS 0x0100 /* BOOT_DONE_STS */
  4829. #define ARIZONA_BOOT_DONE_STS_MASK 0x0100 /* BOOT_DONE_STS */
  4830. #define ARIZONA_BOOT_DONE_STS_SHIFT 8 /* BOOT_DONE_STS */
  4831. #define ARIZONA_BOOT_DONE_STS_WIDTH 1 /* BOOT_DONE_STS */
  4832. #define ARIZONA_DCS_DAC_DONE_STS 0x0080 /* DCS_DAC_DONE_STS */
  4833. #define ARIZONA_DCS_DAC_DONE_STS_MASK 0x0080 /* DCS_DAC_DONE_STS */
  4834. #define ARIZONA_DCS_DAC_DONE_STS_SHIFT 7 /* DCS_DAC_DONE_STS */
  4835. #define ARIZONA_DCS_DAC_DONE_STS_WIDTH 1 /* DCS_DAC_DONE_STS */
  4836. #define ARIZONA_DCS_HP_DONE_STS 0x0040 /* DCS_HP_DONE_STS */
  4837. #define ARIZONA_DCS_HP_DONE_STS_MASK 0x0040 /* DCS_HP_DONE_STS */
  4838. #define ARIZONA_DCS_HP_DONE_STS_SHIFT 6 /* DCS_HP_DONE_STS */
  4839. #define ARIZONA_DCS_HP_DONE_STS_WIDTH 1 /* DCS_HP_DONE_STS */
  4840. #define ARIZONA_FLL2_CLOCK_OK_STS 0x0002 /* FLL2_CLOCK_OK_STS */
  4841. #define ARIZONA_FLL2_CLOCK_OK_STS_MASK 0x0002 /* FLL2_CLOCK_OK_STS */
  4842. #define ARIZONA_FLL2_CLOCK_OK_STS_SHIFT 1 /* FLL2_CLOCK_OK_STS */
  4843. #define ARIZONA_FLL2_CLOCK_OK_STS_WIDTH 1 /* FLL2_CLOCK_OK_STS */
  4844. #define ARIZONA_FLL1_CLOCK_OK_STS 0x0001 /* FLL1_CLOCK_OK_STS */
  4845. #define ARIZONA_FLL1_CLOCK_OK_STS_MASK 0x0001 /* FLL1_CLOCK_OK_STS */
  4846. #define ARIZONA_FLL1_CLOCK_OK_STS_SHIFT 0 /* FLL1_CLOCK_OK_STS */
  4847. #define ARIZONA_FLL1_CLOCK_OK_STS_WIDTH 1 /* FLL1_CLOCK_OK_STS */
  4848. /*
  4849. * R3364 (0xD24) - Interrupt Raw Status 6
  4850. */
  4851. #define ARIZONA_PWM_OVERCLOCKED_STS 0x2000 /* PWM_OVERCLOCKED_STS */
  4852. #define ARIZONA_PWM_OVERCLOCKED_STS_MASK 0x2000 /* PWM_OVERCLOCKED_STS */
  4853. #define ARIZONA_PWM_OVERCLOCKED_STS_SHIFT 13 /* PWM_OVERCLOCKED_STS */
  4854. #define ARIZONA_PWM_OVERCLOCKED_STS_WIDTH 1 /* PWM_OVERCLOCKED_STS */
  4855. #define ARIZONA_FX_CORE_OVERCLOCKED_STS 0x1000 /* FX_CORE_OVERCLOCKED_STS */
  4856. #define ARIZONA_FX_CORE_OVERCLOCKED_STS_MASK 0x1000 /* FX_CORE_OVERCLOCKED_STS */
  4857. #define ARIZONA_FX_CORE_OVERCLOCKED_STS_SHIFT 12 /* FX_CORE_OVERCLOCKED_STS */
  4858. #define ARIZONA_FX_CORE_OVERCLOCKED_STS_WIDTH 1 /* FX_CORE_OVERCLOCKED_STS */
  4859. #define ARIZONA_DAC_SYS_OVERCLOCKED_STS 0x0400 /* DAC_SYS_OVERCLOCKED_STS */
  4860. #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_MASK 0x0400 /* DAC_SYS_OVERCLOCKED_STS */
  4861. #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_SHIFT 10 /* DAC_SYS_OVERCLOCKED_STS */
  4862. #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_WIDTH 1 /* DAC_SYS_OVERCLOCKED_STS */
  4863. #define ARIZONA_DAC_WARP_OVERCLOCKED_STS 0x0200 /* DAC_WARP_OVERCLOCKED_STS */
  4864. #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_MASK 0x0200 /* DAC_WARP_OVERCLOCKED_STS */
  4865. #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_SHIFT 9 /* DAC_WARP_OVERCLOCKED_STS */
  4866. #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_WIDTH 1 /* DAC_WARP_OVERCLOCKED_STS */
  4867. #define ARIZONA_ADC_OVERCLOCKED_STS 0x0100 /* ADC_OVERCLOCKED_STS */
  4868. #define ARIZONA_ADC_OVERCLOCKED_STS_MASK 0x0100 /* ADC_OVERCLOCKED_STS */
  4869. #define ARIZONA_ADC_OVERCLOCKED_STS_SHIFT 8 /* ADC_OVERCLOCKED_STS */
  4870. #define ARIZONA_ADC_OVERCLOCKED_STS_WIDTH 1 /* ADC_OVERCLOCKED_STS */
  4871. #define ARIZONA_MIXER_OVERCLOCKED_STS 0x0080 /* MIXER_OVERCLOCKED_STS */
  4872. #define ARIZONA_MIXER_OVERCLOCKED_STS_MASK 0x0080 /* MIXER_OVERCLOCKED_STS */
  4873. #define ARIZONA_MIXER_OVERCLOCKED_STS_SHIFT 7 /* MIXER_OVERCLOCKED_STS */
  4874. #define ARIZONA_MIXER_OVERCLOCKED_STS_WIDTH 1 /* MIXER_OVERCLOCKED_STS */
  4875. #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS 0x0040 /* AIF3_ASYNC_OVERCLOCKED_STS */
  4876. #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_MASK 0x0040 /* AIF3_ASYNC_OVERCLOCKED_STS */
  4877. #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_SHIFT 6 /* AIF3_ASYNC_OVERCLOCKED_STS */
  4878. #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF3_ASYNC_OVERCLOCKED_STS */
  4879. #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS 0x0020 /* AIF2_ASYNC_OVERCLOCKED_STS */
  4880. #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_MASK 0x0020 /* AIF2_ASYNC_OVERCLOCKED_STS */
  4881. #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_SHIFT 5 /* AIF2_ASYNC_OVERCLOCKED_STS */
  4882. #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF2_ASYNC_OVERCLOCKED_STS */
  4883. #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS 0x0010 /* AIF1_ASYNC_OVERCLOCKED_STS */
  4884. #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_MASK 0x0010 /* AIF1_ASYNC_OVERCLOCKED_STS */
  4885. #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_SHIFT 4 /* AIF1_ASYNC_OVERCLOCKED_STS */
  4886. #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF1_ASYNC_OVERCLOCKED_STS */
  4887. #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS 0x0008 /* AIF3_SYNC_OVERCLOCKED_STS */
  4888. #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_MASK 0x0008 /* AIF3_SYNC_OVERCLOCKED_STS */
  4889. #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_SHIFT 3 /* AIF3_SYNC_OVERCLOCKED_STS */
  4890. #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF3_SYNC_OVERCLOCKED_STS */
  4891. #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS 0x0004 /* AIF2_SYNC_OVERCLOCKED_STS */
  4892. #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_MASK 0x0004 /* AIF2_SYNC_OVERCLOCKED_STS */
  4893. #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_SHIFT 2 /* AIF2_SYNC_OVERCLOCKED_STS */
  4894. #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF2_SYNC_OVERCLOCKED_STS */
  4895. #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS 0x0002 /* AIF1_SYNC_OVERCLOCKED_STS */
  4896. #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_MASK 0x0002 /* AIF1_SYNC_OVERCLOCKED_STS */
  4897. #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_SHIFT 1 /* AIF1_SYNC_OVERCLOCKED_STS */
  4898. #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF1_SYNC_OVERCLOCKED_STS */
  4899. #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS 0x0001 /* PAD_CTRL_OVERCLOCKED_STS */
  4900. #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_MASK 0x0001 /* PAD_CTRL_OVERCLOCKED_STS */
  4901. #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_SHIFT 0 /* PAD_CTRL_OVERCLOCKED_STS */
  4902. #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_WIDTH 1 /* PAD_CTRL_OVERCLOCKED_STS */
  4903. /*
  4904. * R3365 (0xD25) - Interrupt Raw Status 7
  4905. */
  4906. #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS 0x8000 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
  4907. #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_MASK 0x8000 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
  4908. #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_SHIFT 15 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
  4909. #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
  4910. #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS 0x4000 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
  4911. #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_MASK 0x4000 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
  4912. #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_SHIFT 14 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
  4913. #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
  4914. #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS 0x2000 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
  4915. #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_MASK 0x2000 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
  4916. #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_SHIFT 13 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
  4917. #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
  4918. #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS 0x1000 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
  4919. #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_MASK 0x1000 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
  4920. #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_SHIFT 12 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
  4921. #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_WIDTH 1 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
  4922. #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS 0x0800 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
  4923. #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_MASK 0x0800 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
  4924. #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_SHIFT 11 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
  4925. #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_WIDTH 1 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
  4926. #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS 0x0400 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
  4927. #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_MASK 0x0400 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
  4928. #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_SHIFT 10 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
  4929. #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_WIDTH 1 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
  4930. #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS 0x0200 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
  4931. #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_MASK 0x0200 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
  4932. #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_SHIFT 9 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
  4933. #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_WIDTH 1 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
  4934. #define ARIZONA_ADSP2_1_OVERCLOCKED_STS 0x0008 /* ADSP2_1_OVERCLOCKED_STS */
  4935. #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_MASK 0x0008 /* ADSP2_1_OVERCLOCKED_STS */
  4936. #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_SHIFT 3 /* ADSP2_1_OVERCLOCKED_STS */
  4937. #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_WIDTH 1 /* ADSP2_1_OVERCLOCKED_STS */
  4938. #define ARIZONA_ISRC2_OVERCLOCKED_STS 0x0002 /* ISRC2_OVERCLOCKED_STS */
  4939. #define ARIZONA_ISRC2_OVERCLOCKED_STS_MASK 0x0002 /* ISRC2_OVERCLOCKED_STS */
  4940. #define ARIZONA_ISRC2_OVERCLOCKED_STS_SHIFT 1 /* ISRC2_OVERCLOCKED_STS */
  4941. #define ARIZONA_ISRC2_OVERCLOCKED_STS_WIDTH 1 /* ISRC2_OVERCLOCKED_STS */
  4942. #define ARIZONA_ISRC1_OVERCLOCKED_STS 0x0001 /* ISRC1_OVERCLOCKED_STS */
  4943. #define ARIZONA_ISRC1_OVERCLOCKED_STS_MASK 0x0001 /* ISRC1_OVERCLOCKED_STS */
  4944. #define ARIZONA_ISRC1_OVERCLOCKED_STS_SHIFT 0 /* ISRC1_OVERCLOCKED_STS */
  4945. #define ARIZONA_ISRC1_OVERCLOCKED_STS_WIDTH 1 /* ISRC1_OVERCLOCKED_STS */
  4946. /*
  4947. * R3366 (0xD26) - Interrupt Raw Status 8
  4948. */
  4949. #define ARIZONA_AIF3_UNDERCLOCKED_STS 0x0400 /* AIF3_UNDERCLOCKED_STS */
  4950. #define ARIZONA_AIF3_UNDERCLOCKED_STS_MASK 0x0400 /* AIF3_UNDERCLOCKED_STS */
  4951. #define ARIZONA_AIF3_UNDERCLOCKED_STS_SHIFT 10 /* AIF3_UNDERCLOCKED_STS */
  4952. #define ARIZONA_AIF3_UNDERCLOCKED_STS_WIDTH 1 /* AIF3_UNDERCLOCKED_STS */
  4953. #define ARIZONA_AIF2_UNDERCLOCKED_STS 0x0200 /* AIF2_UNDERCLOCKED_STS */
  4954. #define ARIZONA_AIF2_UNDERCLOCKED_STS_MASK 0x0200 /* AIF2_UNDERCLOCKED_STS */
  4955. #define ARIZONA_AIF2_UNDERCLOCKED_STS_SHIFT 9 /* AIF2_UNDERCLOCKED_STS */
  4956. #define ARIZONA_AIF2_UNDERCLOCKED_STS_WIDTH 1 /* AIF2_UNDERCLOCKED_STS */
  4957. #define ARIZONA_AIF1_UNDERCLOCKED_STS 0x0100 /* AIF1_UNDERCLOCKED_STS */
  4958. #define ARIZONA_AIF1_UNDERCLOCKED_STS_MASK 0x0100 /* AIF1_UNDERCLOCKED_STS */
  4959. #define ARIZONA_AIF1_UNDERCLOCKED_STS_SHIFT 8 /* AIF1_UNDERCLOCKED_STS */
  4960. #define ARIZONA_AIF1_UNDERCLOCKED_STS_WIDTH 1 /* AIF1_UNDERCLOCKED_STS */
  4961. #define ARIZONA_ISRC2_UNDERCLOCKED_STS 0x0040 /* ISRC2_UNDERCLOCKED_STS */
  4962. #define ARIZONA_ISRC2_UNDERCLOCKED_STS_MASK 0x0040 /* ISRC2_UNDERCLOCKED_STS */
  4963. #define ARIZONA_ISRC2_UNDERCLOCKED_STS_SHIFT 6 /* ISRC2_UNDERCLOCKED_STS */
  4964. #define ARIZONA_ISRC2_UNDERCLOCKED_STS_WIDTH 1 /* ISRC2_UNDERCLOCKED_STS */
  4965. #define ARIZONA_ISRC1_UNDERCLOCKED_STS 0x0020 /* ISRC1_UNDERCLOCKED_STS */
  4966. #define ARIZONA_ISRC1_UNDERCLOCKED_STS_MASK 0x0020 /* ISRC1_UNDERCLOCKED_STS */
  4967. #define ARIZONA_ISRC1_UNDERCLOCKED_STS_SHIFT 5 /* ISRC1_UNDERCLOCKED_STS */
  4968. #define ARIZONA_ISRC1_UNDERCLOCKED_STS_WIDTH 1 /* ISRC1_UNDERCLOCKED_STS */
  4969. #define ARIZONA_FX_UNDERCLOCKED_STS 0x0010 /* FX_UNDERCLOCKED_STS */
  4970. #define ARIZONA_FX_UNDERCLOCKED_STS_MASK 0x0010 /* FX_UNDERCLOCKED_STS */
  4971. #define ARIZONA_FX_UNDERCLOCKED_STS_SHIFT 4 /* FX_UNDERCLOCKED_STS */
  4972. #define ARIZONA_FX_UNDERCLOCKED_STS_WIDTH 1 /* FX_UNDERCLOCKED_STS */
  4973. #define ARIZONA_ASRC_UNDERCLOCKED_STS 0x0008 /* ASRC_UNDERCLOCKED_STS */
  4974. #define ARIZONA_ASRC_UNDERCLOCKED_STS_MASK 0x0008 /* ASRC_UNDERCLOCKED_STS */
  4975. #define ARIZONA_ASRC_UNDERCLOCKED_STS_SHIFT 3 /* ASRC_UNDERCLOCKED_STS */
  4976. #define ARIZONA_ASRC_UNDERCLOCKED_STS_WIDTH 1 /* ASRC_UNDERCLOCKED_STS */
  4977. #define ARIZONA_DAC_UNDERCLOCKED_STS 0x0004 /* DAC_UNDERCLOCKED_STS */
  4978. #define ARIZONA_DAC_UNDERCLOCKED_STS_MASK 0x0004 /* DAC_UNDERCLOCKED_STS */
  4979. #define ARIZONA_DAC_UNDERCLOCKED_STS_SHIFT 2 /* DAC_UNDERCLOCKED_STS */
  4980. #define ARIZONA_DAC_UNDERCLOCKED_STS_WIDTH 1 /* DAC_UNDERCLOCKED_STS */
  4981. #define ARIZONA_ADC_UNDERCLOCKED_STS 0x0002 /* ADC_UNDERCLOCKED_STS */
  4982. #define ARIZONA_ADC_UNDERCLOCKED_STS_MASK 0x0002 /* ADC_UNDERCLOCKED_STS */
  4983. #define ARIZONA_ADC_UNDERCLOCKED_STS_SHIFT 1 /* ADC_UNDERCLOCKED_STS */
  4984. #define ARIZONA_ADC_UNDERCLOCKED_STS_WIDTH 1 /* ADC_UNDERCLOCKED_STS */
  4985. #define ARIZONA_MIXER_UNDERCLOCKED_STS 0x0001 /* MIXER_UNDERCLOCKED_STS */
  4986. #define ARIZONA_MIXER_UNDERCLOCKED_STS_MASK 0x0001 /* MIXER_UNDERCLOCKED_STS */
  4987. #define ARIZONA_MIXER_UNDERCLOCKED_STS_SHIFT 0 /* MIXER_UNDERCLOCKED_STS */
  4988. #define ARIZONA_MIXER_UNDERCLOCKED_STS_WIDTH 1 /* MIXER_UNDERCLOCKED_STS */
  4989. /*
  4990. * R3392 (0xD40) - IRQ Pin Status
  4991. */
  4992. #define ARIZONA_IRQ2_STS 0x0002 /* IRQ2_STS */
  4993. #define ARIZONA_IRQ2_STS_MASK 0x0002 /* IRQ2_STS */
  4994. #define ARIZONA_IRQ2_STS_SHIFT 1 /* IRQ2_STS */
  4995. #define ARIZONA_IRQ2_STS_WIDTH 1 /* IRQ2_STS */
  4996. #define ARIZONA_IRQ1_STS 0x0001 /* IRQ1_STS */
  4997. #define ARIZONA_IRQ1_STS_MASK 0x0001 /* IRQ1_STS */
  4998. #define ARIZONA_IRQ1_STS_SHIFT 0 /* IRQ1_STS */
  4999. #define ARIZONA_IRQ1_STS_WIDTH 1 /* IRQ1_STS */
  5000. /*
  5001. * R3393 (0xD41) - ADSP2 IRQ0
  5002. */
  5003. #define ARIZONA_DSP_IRQ2 0x0002 /* DSP_IRQ2 */
  5004. #define ARIZONA_DSP_IRQ2_MASK 0x0002 /* DSP_IRQ2 */
  5005. #define ARIZONA_DSP_IRQ2_SHIFT 1 /* DSP_IRQ2 */
  5006. #define ARIZONA_DSP_IRQ2_WIDTH 1 /* DSP_IRQ2 */
  5007. #define ARIZONA_DSP_IRQ1 0x0001 /* DSP_IRQ1 */
  5008. #define ARIZONA_DSP_IRQ1_MASK 0x0001 /* DSP_IRQ1 */
  5009. #define ARIZONA_DSP_IRQ1_SHIFT 0 /* DSP_IRQ1 */
  5010. #define ARIZONA_DSP_IRQ1_WIDTH 1 /* DSP_IRQ1 */
  5011. /*
  5012. * R3408 (0xD50) - AOD wkup and trig
  5013. */
  5014. #define ARIZONA_MICD_CLAMP_FALL_TRIG_STS 0x0080 /* MICD_CLAMP_FALL_TRIG_STS */
  5015. #define ARIZONA_MICD_CLAMP_FALL_TRIG_STS_MASK 0x0080 /* MICD_CLAMP_FALL_TRIG_STS */
  5016. #define ARIZONA_MICD_CLAMP_FALL_TRIG_STS_SHIFT 7 /* MICD_CLAMP_FALL_TRIG_STS */
  5017. #define ARIZONA_MICD_CLAMP_FALL_TRIG_STS_WIDTH 1 /* MICD_CLAMP_FALL_TRIG_STS */
  5018. #define ARIZONA_MICD_CLAMP_RISE_TRIG_STS 0x0040 /* MICD_CLAMP_RISE_TRIG_STS */
  5019. #define ARIZONA_MICD_CLAMP_RISE_TRIG_STS_MASK 0x0040 /* MICD_CLAMP_RISE_TRIG_STS */
  5020. #define ARIZONA_MICD_CLAMP_RISE_TRIG_STS_SHIFT 6 /* MICD_CLAMP_RISE_TRIG_STS */
  5021. #define ARIZONA_MICD_CLAMP_RISE_TRIG_STS_WIDTH 1 /* MICD_CLAMP_RISE_TRIG_STS */
  5022. #define ARIZONA_GP5_FALL_TRIG_STS 0x0020 /* GP5_FALL_TRIG_STS */
  5023. #define ARIZONA_GP5_FALL_TRIG_STS_MASK 0x0020 /* GP5_FALL_TRIG_STS */
  5024. #define ARIZONA_GP5_FALL_TRIG_STS_SHIFT 5 /* GP5_FALL_TRIG_STS */
  5025. #define ARIZONA_GP5_FALL_TRIG_STS_WIDTH 1 /* GP5_FALL_TRIG_STS */
  5026. #define ARIZONA_GP5_RISE_TRIG_STS 0x0010 /* GP5_RISE_TRIG_STS */
  5027. #define ARIZONA_GP5_RISE_TRIG_STS_MASK 0x0010 /* GP5_RISE_TRIG_STS */
  5028. #define ARIZONA_GP5_RISE_TRIG_STS_SHIFT 4 /* GP5_RISE_TRIG_STS */
  5029. #define ARIZONA_GP5_RISE_TRIG_STS_WIDTH 1 /* GP5_RISE_TRIG_STS */
  5030. #define ARIZONA_JD1_FALL_TRIG_STS 0x0008 /* JD1_FALL_TRIG_STS */
  5031. #define ARIZONA_JD1_FALL_TRIG_STS_MASK 0x0008 /* JD1_FALL_TRIG_STS */
  5032. #define ARIZONA_JD1_FALL_TRIG_STS_SHIFT 3 /* JD1_FALL_TRIG_STS */
  5033. #define ARIZONA_JD1_FALL_TRIG_STS_WIDTH 1 /* JD1_FALL_TRIG_STS */
  5034. #define ARIZONA_JD1_RISE_TRIG_STS 0x0004 /* JD1_RISE_TRIG_STS */
  5035. #define ARIZONA_JD1_RISE_TRIG_STS_MASK 0x0004 /* JD1_RISE_TRIG_STS */
  5036. #define ARIZONA_JD1_RISE_TRIG_STS_SHIFT 2 /* JD1_RISE_TRIG_STS */
  5037. #define ARIZONA_JD1_RISE_TRIG_STS_WIDTH 1 /* JD1_RISE_TRIG_STS */
  5038. #define ARIZONA_JD2_FALL_TRIG_STS 0x0002 /* JD2_FALL_TRIG_STS */
  5039. #define ARIZONA_JD2_FALL_TRIG_STS_MASK 0x0002 /* JD2_FALL_TRIG_STS */
  5040. #define ARIZONA_JD2_FALL_TRIG_STS_SHIFT 1 /* JD2_FALL_TRIG_STS */
  5041. #define ARIZONA_JD2_FALL_TRIG_STS_WIDTH 1 /* JD2_FALL_TRIG_STS */
  5042. #define ARIZONA_JD2_RISE_TRIG_STS 0x0001 /* JD2_RISE_TRIG_STS */
  5043. #define ARIZONA_JD2_RISE_TRIG_STS_MASK 0x0001 /* JD2_RISE_TRIG_STS */
  5044. #define ARIZONA_JD2_RISE_TRIG_STS_SHIFT 0 /* JD2_RISE_TRIG_STS */
  5045. #define ARIZONA_JD2_RISE_TRIG_STS_WIDTH 1 /* JD2_RISE_TRIG_STS */
  5046. /*
  5047. * R3409 (0xD51) - AOD IRQ1
  5048. */
  5049. #define ARIZONA_MICD_CLAMP_FALL_EINT1 0x0080 /* MICD_CLAMP_FALL_EINT1 */
  5050. #define ARIZONA_MICD_CLAMP_FALL_EINT1_MASK 0x0080 /* MICD_CLAMP_FALL_EINT1 */
  5051. #define ARIZONA_MICD_CLAMP_FALL_EINT1_SHIFT 7 /* MICD_CLAMP_FALL_EINT1 */
  5052. #define ARIZONA_MICD_CLAMP_RISE_EINT1 0x0040 /* MICD_CLAMP_RISE_EINT1 */
  5053. #define ARIZONA_MICD_CLAMP_RISE_EINT1_MASK 0x0040 /* MICD_CLAMP_RISE_EINT1 */
  5054. #define ARIZONA_MICD_CLAMP_RISE_EINT1_SHIFT 6 /* MICD_CLAMP_RISE_EINT1 */
  5055. #define ARIZONA_GP5_FALL_EINT1 0x0020 /* GP5_FALL_EINT1 */
  5056. #define ARIZONA_GP5_FALL_EINT1_MASK 0x0020 /* GP5_FALL_EINT1 */
  5057. #define ARIZONA_GP5_FALL_EINT1_SHIFT 5 /* GP5_FALL_EINT1 */
  5058. #define ARIZONA_GP5_FALL_EINT1_WIDTH 1 /* GP5_FALL_EINT1 */
  5059. #define ARIZONA_GP5_RISE_EINT1 0x0010 /* GP5_RISE_EINT1 */
  5060. #define ARIZONA_GP5_RISE_EINT1_MASK 0x0010 /* GP5_RISE_EINT1 */
  5061. #define ARIZONA_GP5_RISE_EINT1_SHIFT 4 /* GP5_RISE_EINT1 */
  5062. #define ARIZONA_GP5_RISE_EINT1_WIDTH 1 /* GP5_RISE_EINT1 */
  5063. #define ARIZONA_JD1_FALL_EINT1 0x0008 /* JD1_FALL_EINT1 */
  5064. #define ARIZONA_JD1_FALL_EINT1_MASK 0x0008 /* JD1_FALL_EINT1 */
  5065. #define ARIZONA_JD1_FALL_EINT1_SHIFT 3 /* JD1_FALL_EINT1 */
  5066. #define ARIZONA_JD1_FALL_EINT1_WIDTH 1 /* JD1_FALL_EINT1 */
  5067. #define ARIZONA_JD1_RISE_EINT1 0x0004 /* JD1_RISE_EINT1 */
  5068. #define ARIZONA_JD1_RISE_EINT1_MASK 0x0004 /* JD1_RISE_EINT1 */
  5069. #define ARIZONA_JD1_RISE_EINT1_SHIFT 2 /* JD1_RISE_EINT1 */
  5070. #define ARIZONA_JD1_RISE_EINT1_WIDTH 1 /* JD1_RISE_EINT1 */
  5071. #define ARIZONA_JD2_FALL_EINT1 0x0002 /* JD2_FALL_EINT1 */
  5072. #define ARIZONA_JD2_FALL_EINT1_MASK 0x0002 /* JD2_FALL_EINT1 */
  5073. #define ARIZONA_JD2_FALL_EINT1_SHIFT 1 /* JD2_FALL_EINT1 */
  5074. #define ARIZONA_JD2_FALL_EINT1_WIDTH 1 /* JD2_FALL_EINT1 */
  5075. #define ARIZONA_JD2_RISE_EINT1 0x0001 /* JD2_RISE_EINT1 */
  5076. #define ARIZONA_JD2_RISE_EINT1_MASK 0x0001 /* JD2_RISE_EINT1 */
  5077. #define ARIZONA_JD2_RISE_EINT1_SHIFT 0 /* JD2_RISE_EINT1 */
  5078. #define ARIZONA_JD2_RISE_EINT1_WIDTH 1 /* JD2_RISE_EINT1 */
  5079. /*
  5080. * R3410 (0xD52) - AOD IRQ2
  5081. */
  5082. #define ARIZONA_MICD_CLAMP_FALL_EINT2 0x0080 /* MICD_CLAMP_FALL_EINT2 */
  5083. #define ARIZONA_MICD_CLAMP_FALL_EINT2_MASK 0x0080 /* MICD_CLAMP_FALL_EINT2 */
  5084. #define ARIZONA_MICD_CLAMP_FALL_EINT2_SHIFT 7 /* MICD_CLAMP_FALL_EINT2 */
  5085. #define ARIZONA_MICD_CLAMP_RISE_EINT2 0x0040 /* MICD_CLAMP_RISE_EINT2 */
  5086. #define ARIZONA_MICD_CLAMP_RISE_EINT2_MASK 0x0040 /* MICD_CLAMP_RISE_EINT2 */
  5087. #define ARIZONA_MICD_CLAMP_RISE_EINT2_SHIFT 6 /* MICD_CLAMP_RISE_EINT2 */
  5088. #define ARIZONA_GP5_FALL_EINT2 0x0020 /* GP5_FALL_EINT2 */
  5089. #define ARIZONA_GP5_FALL_EINT2_MASK 0x0020 /* GP5_FALL_EINT2 */
  5090. #define ARIZONA_GP5_FALL_EINT2_SHIFT 5 /* GP5_FALL_EINT2 */
  5091. #define ARIZONA_GP5_FALL_EINT2_WIDTH 1 /* GP5_FALL_EINT2 */
  5092. #define ARIZONA_GP5_RISE_EINT2 0x0010 /* GP5_RISE_EINT2 */
  5093. #define ARIZONA_GP5_RISE_EINT2_MASK 0x0010 /* GP5_RISE_EINT2 */
  5094. #define ARIZONA_GP5_RISE_EINT2_SHIFT 4 /* GP5_RISE_EINT2 */
  5095. #define ARIZONA_GP5_RISE_EINT2_WIDTH 1 /* GP5_RISE_EINT2 */
  5096. #define ARIZONA_JD1_FALL_EINT2 0x0008 /* JD1_FALL_EINT2 */
  5097. #define ARIZONA_JD1_FALL_EINT2_MASK 0x0008 /* JD1_FALL_EINT2 */
  5098. #define ARIZONA_JD1_FALL_EINT2_SHIFT 3 /* JD1_FALL_EINT2 */
  5099. #define ARIZONA_JD1_FALL_EINT2_WIDTH 1 /* JD1_FALL_EINT2 */
  5100. #define ARIZONA_JD1_RISE_EINT2 0x0004 /* JD1_RISE_EINT2 */
  5101. #define ARIZONA_JD1_RISE_EINT2_MASK 0x0004 /* JD1_RISE_EINT2 */
  5102. #define ARIZONA_JD1_RISE_EINT2_SHIFT 2 /* JD1_RISE_EINT2 */
  5103. #define ARIZONA_JD1_RISE_EINT2_WIDTH 1 /* JD1_RISE_EINT2 */
  5104. #define ARIZONA_JD2_FALL_EINT2 0x0002 /* JD2_FALL_EINT2 */
  5105. #define ARIZONA_JD2_FALL_EINT2_MASK 0x0002 /* JD2_FALL_EINT2 */
  5106. #define ARIZONA_JD2_FALL_EINT2_SHIFT 1 /* JD2_FALL_EINT2 */
  5107. #define ARIZONA_JD2_FALL_EINT2_WIDTH 1 /* JD2_FALL_EINT2 */
  5108. #define ARIZONA_JD2_RISE_EINT2 0x0001 /* JD2_RISE_EINT2 */
  5109. #define ARIZONA_JD2_RISE_EINT2_MASK 0x0001 /* JD2_RISE_EINT2 */
  5110. #define ARIZONA_JD2_RISE_EINT2_SHIFT 0 /* JD2_RISE_EINT2 */
  5111. #define ARIZONA_JD2_RISE_EINT2_WIDTH 1 /* JD2_RISE_EINT2 */
  5112. /*
  5113. * R3411 (0xD53) - AOD IRQ Mask IRQ1
  5114. */
  5115. #define ARIZONA_IM_GP5_FALL_EINT1 0x0020 /* IM_GP5_FALL_EINT1 */
  5116. #define ARIZONA_IM_GP5_FALL_EINT1_MASK 0x0020 /* IM_GP5_FALL_EINT1 */
  5117. #define ARIZONA_IM_GP5_FALL_EINT1_SHIFT 5 /* IM_GP5_FALL_EINT1 */
  5118. #define ARIZONA_IM_GP5_FALL_EINT1_WIDTH 1 /* IM_GP5_FALL_EINT1 */
  5119. #define ARIZONA_IM_GP5_RISE_EINT1 0x0010 /* IM_GP5_RISE_EINT1 */
  5120. #define ARIZONA_IM_GP5_RISE_EINT1_MASK 0x0010 /* IM_GP5_RISE_EINT1 */
  5121. #define ARIZONA_IM_GP5_RISE_EINT1_SHIFT 4 /* IM_GP5_RISE_EINT1 */
  5122. #define ARIZONA_IM_GP5_RISE_EINT1_WIDTH 1 /* IM_GP5_RISE_EINT1 */
  5123. #define ARIZONA_IM_JD1_FALL_EINT1 0x0008 /* IM_JD1_FALL_EINT1 */
  5124. #define ARIZONA_IM_JD1_FALL_EINT1_MASK 0x0008 /* IM_JD1_FALL_EINT1 */
  5125. #define ARIZONA_IM_JD1_FALL_EINT1_SHIFT 3 /* IM_JD1_FALL_EINT1 */
  5126. #define ARIZONA_IM_JD1_FALL_EINT1_WIDTH 1 /* IM_JD1_FALL_EINT1 */
  5127. #define ARIZONA_IM_JD1_RISE_EINT1 0x0004 /* IM_JD1_RISE_EINT1 */
  5128. #define ARIZONA_IM_JD1_RISE_EINT1_MASK 0x0004 /* IM_JD1_RISE_EINT1 */
  5129. #define ARIZONA_IM_JD1_RISE_EINT1_SHIFT 2 /* IM_JD1_RISE_EINT1 */
  5130. #define ARIZONA_IM_JD1_RISE_EINT1_WIDTH 1 /* IM_JD1_RISE_EINT1 */
  5131. #define ARIZONA_IM_JD2_FALL_EINT1 0x0002 /* IM_JD2_FALL_EINT1 */
  5132. #define ARIZONA_IM_JD2_FALL_EINT1_MASK 0x0002 /* IM_JD2_FALL_EINT1 */
  5133. #define ARIZONA_IM_JD2_FALL_EINT1_SHIFT 1 /* IM_JD2_FALL_EINT1 */
  5134. #define ARIZONA_IM_JD2_FALL_EINT1_WIDTH 1 /* IM_JD2_FALL_EINT1 */
  5135. #define ARIZONA_IM_JD2_RISE_EINT1 0x0001 /* IM_JD2_RISE_EINT1 */
  5136. #define ARIZONA_IM_JD2_RISE_EINT1_MASK 0x0001 /* IM_JD2_RISE_EINT1 */
  5137. #define ARIZONA_IM_JD2_RISE_EINT1_SHIFT 0 /* IM_JD2_RISE_EINT1 */
  5138. #define ARIZONA_IM_JD2_RISE_EINT1_WIDTH 1 /* IM_JD2_RISE_EINT1 */
  5139. /*
  5140. * R3412 (0xD54) - AOD IRQ Mask IRQ2
  5141. */
  5142. #define ARIZONA_IM_GP5_FALL_EINT2 0x0020 /* IM_GP5_FALL_EINT2 */
  5143. #define ARIZONA_IM_GP5_FALL_EINT2_MASK 0x0020 /* IM_GP5_FALL_EINT2 */
  5144. #define ARIZONA_IM_GP5_FALL_EINT2_SHIFT 5 /* IM_GP5_FALL_EINT2 */
  5145. #define ARIZONA_IM_GP5_FALL_EINT2_WIDTH 1 /* IM_GP5_FALL_EINT2 */
  5146. #define ARIZONA_IM_GP5_RISE_EINT2 0x0010 /* IM_GP5_RISE_EINT2 */
  5147. #define ARIZONA_IM_GP5_RISE_EINT2_MASK 0x0010 /* IM_GP5_RISE_EINT2 */
  5148. #define ARIZONA_IM_GP5_RISE_EINT2_SHIFT 4 /* IM_GP5_RISE_EINT2 */
  5149. #define ARIZONA_IM_GP5_RISE_EINT2_WIDTH 1 /* IM_GP5_RISE_EINT2 */
  5150. #define ARIZONA_IM_JD1_FALL_EINT2 0x0008 /* IM_JD1_FALL_EINT2 */
  5151. #define ARIZONA_IM_JD1_FALL_EINT2_MASK 0x0008 /* IM_JD1_FALL_EINT2 */
  5152. #define ARIZONA_IM_JD1_FALL_EINT2_SHIFT 3 /* IM_JD1_FALL_EINT2 */
  5153. #define ARIZONA_IM_JD1_FALL_EINT2_WIDTH 1 /* IM_JD1_FALL_EINT2 */
  5154. #define ARIZONA_IM_JD1_RISE_EINT2 0x0004 /* IM_JD1_RISE_EINT2 */
  5155. #define ARIZONA_IM_JD1_RISE_EINT2_MASK 0x0004 /* IM_JD1_RISE_EINT2 */
  5156. #define ARIZONA_IM_JD1_RISE_EINT2_SHIFT 2 /* IM_JD1_RISE_EINT2 */
  5157. #define ARIZONA_IM_JD1_RISE_EINT2_WIDTH 1 /* IM_JD1_RISE_EINT2 */
  5158. #define ARIZONA_IM_JD2_FALL_EINT2 0x0002 /* IM_JD2_FALL_EINT2 */
  5159. #define ARIZONA_IM_JD2_FALL_EINT2_MASK 0x0002 /* IM_JD2_FALL_EINT2 */
  5160. #define ARIZONA_IM_JD2_FALL_EINT2_SHIFT 1 /* IM_JD2_FALL_EINT2 */
  5161. #define ARIZONA_IM_JD2_FALL_EINT2_WIDTH 1 /* IM_JD2_FALL_EINT2 */
  5162. #define ARIZONA_IM_JD2_RISE_EINT2 0x0001 /* IM_JD2_RISE_EINT2 */
  5163. #define ARIZONA_IM_JD2_RISE_EINT2_MASK 0x0001 /* IM_JD2_RISE_EINT2 */
  5164. #define ARIZONA_IM_JD2_RISE_EINT2_SHIFT 0 /* IM_JD2_RISE_EINT2 */
  5165. #define ARIZONA_IM_JD2_RISE_EINT2_WIDTH 1 /* IM_JD2_RISE_EINT2 */
  5166. /*
  5167. * R3413 (0xD55) - AOD IRQ Raw Status
  5168. */
  5169. #define ARIZONA_MICD_CLAMP_STS 0x0008 /* MICD_CLAMP_STS */
  5170. #define ARIZONA_MICD_CLAMP_STS_MASK 0x0008 /* MICD_CLAMP_STS */
  5171. #define ARIZONA_MICD_CLAMP_STS_SHIFT 3 /* MICD_CLAMP_STS */
  5172. #define ARIZONA_MICD_CLAMP_STS_WIDTH 1 /* MICD_CLAMP_STS */
  5173. #define ARIZONA_GP5_STS 0x0004 /* GP5_STS */
  5174. #define ARIZONA_GP5_STS_MASK 0x0004 /* GP5_STS */
  5175. #define ARIZONA_GP5_STS_SHIFT 2 /* GP5_STS */
  5176. #define ARIZONA_GP5_STS_WIDTH 1 /* GP5_STS */
  5177. #define ARIZONA_JD2_STS 0x0002 /* JD2_STS */
  5178. #define ARIZONA_JD2_STS_MASK 0x0002 /* JD2_STS */
  5179. #define ARIZONA_JD2_STS_SHIFT 1 /* JD2_STS */
  5180. #define ARIZONA_JD2_STS_WIDTH 1 /* JD2_STS */
  5181. #define ARIZONA_JD1_STS 0x0001 /* JD1_STS */
  5182. #define ARIZONA_JD1_STS_MASK 0x0001 /* JD1_STS */
  5183. #define ARIZONA_JD1_STS_SHIFT 0 /* JD1_STS */
  5184. #define ARIZONA_JD1_STS_WIDTH 1 /* JD1_STS */
  5185. /*
  5186. * R3414 (0xD56) - Jack detect debounce
  5187. */
  5188. #define ARIZONA_MICD_CLAMP_DB 0x0008 /* MICD_CLAMP_DB */
  5189. #define ARIZONA_MICD_CLAMP_DB_MASK 0x0008 /* MICD_CLAMP_DB */
  5190. #define ARIZONA_MICD_CLAMP_DB_SHIFT 3 /* MICD_CLAMP_DB */
  5191. #define ARIZONA_MICD_CLAMP_DB_WIDTH 1 /* MICD_CLAMP_DB */
  5192. #define ARIZONA_JD2_DB 0x0002 /* JD2_DB */
  5193. #define ARIZONA_JD2_DB_MASK 0x0002 /* JD2_DB */
  5194. #define ARIZONA_JD2_DB_SHIFT 1 /* JD2_DB */
  5195. #define ARIZONA_JD2_DB_WIDTH 1 /* JD2_DB */
  5196. #define ARIZONA_JD1_DB 0x0001 /* JD1_DB */
  5197. #define ARIZONA_JD1_DB_MASK 0x0001 /* JD1_DB */
  5198. #define ARIZONA_JD1_DB_SHIFT 0 /* JD1_DB */
  5199. #define ARIZONA_JD1_DB_WIDTH 1 /* JD1_DB */
  5200. /*
  5201. * R3584 (0xE00) - FX_Ctrl1
  5202. */
  5203. #define ARIZONA_FX_RATE_MASK 0x7800 /* FX_RATE - [14:11] */
  5204. #define ARIZONA_FX_RATE_SHIFT 11 /* FX_RATE - [14:11] */
  5205. #define ARIZONA_FX_RATE_WIDTH 4 /* FX_RATE - [14:11] */
  5206. /*
  5207. * R3585 (0xE01) - FX_Ctrl2
  5208. */
  5209. #define ARIZONA_FX_STS_MASK 0xFFF0 /* FX_STS - [15:4] */
  5210. #define ARIZONA_FX_STS_SHIFT 4 /* FX_STS - [15:4] */
  5211. #define ARIZONA_FX_STS_WIDTH 12 /* FX_STS - [15:4] */
  5212. /*
  5213. * R3600 (0xE10) - EQ1_1
  5214. */
  5215. #define ARIZONA_EQ1_B1_GAIN_MASK 0xF800 /* EQ1_B1_GAIN - [15:11] */
  5216. #define ARIZONA_EQ1_B1_GAIN_SHIFT 11 /* EQ1_B1_GAIN - [15:11] */
  5217. #define ARIZONA_EQ1_B1_GAIN_WIDTH 5 /* EQ1_B1_GAIN - [15:11] */
  5218. #define ARIZONA_EQ1_B2_GAIN_MASK 0x07C0 /* EQ1_B2_GAIN - [10:6] */
  5219. #define ARIZONA_EQ1_B2_GAIN_SHIFT 6 /* EQ1_B2_GAIN - [10:6] */
  5220. #define ARIZONA_EQ1_B2_GAIN_WIDTH 5 /* EQ1_B2_GAIN - [10:6] */
  5221. #define ARIZONA_EQ1_B3_GAIN_MASK 0x003E /* EQ1_B3_GAIN - [5:1] */
  5222. #define ARIZONA_EQ1_B3_GAIN_SHIFT 1 /* EQ1_B3_GAIN - [5:1] */
  5223. #define ARIZONA_EQ1_B3_GAIN_WIDTH 5 /* EQ1_B3_GAIN - [5:1] */
  5224. #define ARIZONA_EQ1_ENA 0x0001 /* EQ1_ENA */
  5225. #define ARIZONA_EQ1_ENA_MASK 0x0001 /* EQ1_ENA */
  5226. #define ARIZONA_EQ1_ENA_SHIFT 0 /* EQ1_ENA */
  5227. #define ARIZONA_EQ1_ENA_WIDTH 1 /* EQ1_ENA */
  5228. /*
  5229. * R3601 (0xE11) - EQ1_2
  5230. */
  5231. #define ARIZONA_EQ1_B4_GAIN_MASK 0xF800 /* EQ1_B4_GAIN - [15:11] */
  5232. #define ARIZONA_EQ1_B4_GAIN_SHIFT 11 /* EQ1_B4_GAIN - [15:11] */
  5233. #define ARIZONA_EQ1_B4_GAIN_WIDTH 5 /* EQ1_B4_GAIN - [15:11] */
  5234. #define ARIZONA_EQ1_B5_GAIN_MASK 0x07C0 /* EQ1_B5_GAIN - [10:6] */
  5235. #define ARIZONA_EQ1_B5_GAIN_SHIFT 6 /* EQ1_B5_GAIN - [10:6] */
  5236. #define ARIZONA_EQ1_B5_GAIN_WIDTH 5 /* EQ1_B5_GAIN - [10:6] */
  5237. #define ARIZONA_EQ1_B1_MODE 0x0001 /* EQ1_B1_MODE */
  5238. #define ARIZONA_EQ1_B1_MODE_MASK 0x0001 /* EQ1_B1_MODE */
  5239. #define ARIZONA_EQ1_B1_MODE_SHIFT 0 /* EQ1_B1_MODE */
  5240. #define ARIZONA_EQ1_B1_MODE_WIDTH 1 /* EQ1_B1_MODE */
  5241. /*
  5242. * R3602 (0xE12) - EQ1_3
  5243. */
  5244. #define ARIZONA_EQ1_B1_A_MASK 0xFFFF /* EQ1_B1_A - [15:0] */
  5245. #define ARIZONA_EQ1_B1_A_SHIFT 0 /* EQ1_B1_A - [15:0] */
  5246. #define ARIZONA_EQ1_B1_A_WIDTH 16 /* EQ1_B1_A - [15:0] */
  5247. /*
  5248. * R3603 (0xE13) - EQ1_4
  5249. */
  5250. #define ARIZONA_EQ1_B1_B_MASK 0xFFFF /* EQ1_B1_B - [15:0] */
  5251. #define ARIZONA_EQ1_B1_B_SHIFT 0 /* EQ1_B1_B - [15:0] */
  5252. #define ARIZONA_EQ1_B1_B_WIDTH 16 /* EQ1_B1_B - [15:0] */
  5253. /*
  5254. * R3604 (0xE14) - EQ1_5
  5255. */
  5256. #define ARIZONA_EQ1_B1_PG_MASK 0xFFFF /* EQ1_B1_PG - [15:0] */
  5257. #define ARIZONA_EQ1_B1_PG_SHIFT 0 /* EQ1_B1_PG - [15:0] */
  5258. #define ARIZONA_EQ1_B1_PG_WIDTH 16 /* EQ1_B1_PG - [15:0] */
  5259. /*
  5260. * R3605 (0xE15) - EQ1_6
  5261. */
  5262. #define ARIZONA_EQ1_B2_A_MASK 0xFFFF /* EQ1_B2_A - [15:0] */
  5263. #define ARIZONA_EQ1_B2_A_SHIFT 0 /* EQ1_B2_A - [15:0] */
  5264. #define ARIZONA_EQ1_B2_A_WIDTH 16 /* EQ1_B2_A - [15:0] */
  5265. /*
  5266. * R3606 (0xE16) - EQ1_7
  5267. */
  5268. #define ARIZONA_EQ1_B2_B_MASK 0xFFFF /* EQ1_B2_B - [15:0] */
  5269. #define ARIZONA_EQ1_B2_B_SHIFT 0 /* EQ1_B2_B - [15:0] */
  5270. #define ARIZONA_EQ1_B2_B_WIDTH 16 /* EQ1_B2_B - [15:0] */
  5271. /*
  5272. * R3607 (0xE17) - EQ1_8
  5273. */
  5274. #define ARIZONA_EQ1_B2_C_MASK 0xFFFF /* EQ1_B2_C - [15:0] */
  5275. #define ARIZONA_EQ1_B2_C_SHIFT 0 /* EQ1_B2_C - [15:0] */
  5276. #define ARIZONA_EQ1_B2_C_WIDTH 16 /* EQ1_B2_C - [15:0] */
  5277. /*
  5278. * R3608 (0xE18) - EQ1_9
  5279. */
  5280. #define ARIZONA_EQ1_B2_PG_MASK 0xFFFF /* EQ1_B2_PG - [15:0] */
  5281. #define ARIZONA_EQ1_B2_PG_SHIFT 0 /* EQ1_B2_PG - [15:0] */
  5282. #define ARIZONA_EQ1_B2_PG_WIDTH 16 /* EQ1_B2_PG - [15:0] */
  5283. /*
  5284. * R3609 (0xE19) - EQ1_10
  5285. */
  5286. #define ARIZONA_EQ1_B3_A_MASK 0xFFFF /* EQ1_B3_A - [15:0] */
  5287. #define ARIZONA_EQ1_B3_A_SHIFT 0 /* EQ1_B3_A - [15:0] */
  5288. #define ARIZONA_EQ1_B3_A_WIDTH 16 /* EQ1_B3_A - [15:0] */
  5289. /*
  5290. * R3610 (0xE1A) - EQ1_11
  5291. */
  5292. #define ARIZONA_EQ1_B3_B_MASK 0xFFFF /* EQ1_B3_B - [15:0] */
  5293. #define ARIZONA_EQ1_B3_B_SHIFT 0 /* EQ1_B3_B - [15:0] */
  5294. #define ARIZONA_EQ1_B3_B_WIDTH 16 /* EQ1_B3_B - [15:0] */
  5295. /*
  5296. * R3611 (0xE1B) - EQ1_12
  5297. */
  5298. #define ARIZONA_EQ1_B3_C_MASK 0xFFFF /* EQ1_B3_C - [15:0] */
  5299. #define ARIZONA_EQ1_B3_C_SHIFT 0 /* EQ1_B3_C - [15:0] */
  5300. #define ARIZONA_EQ1_B3_C_WIDTH 16 /* EQ1_B3_C - [15:0] */
  5301. /*
  5302. * R3612 (0xE1C) - EQ1_13
  5303. */
  5304. #define ARIZONA_EQ1_B3_PG_MASK 0xFFFF /* EQ1_B3_PG - [15:0] */
  5305. #define ARIZONA_EQ1_B3_PG_SHIFT 0 /* EQ1_B3_PG - [15:0] */
  5306. #define ARIZONA_EQ1_B3_PG_WIDTH 16 /* EQ1_B3_PG - [15:0] */
  5307. /*
  5308. * R3613 (0xE1D) - EQ1_14
  5309. */
  5310. #define ARIZONA_EQ1_B4_A_MASK 0xFFFF /* EQ1_B4_A - [15:0] */
  5311. #define ARIZONA_EQ1_B4_A_SHIFT 0 /* EQ1_B4_A - [15:0] */
  5312. #define ARIZONA_EQ1_B4_A_WIDTH 16 /* EQ1_B4_A - [15:0] */
  5313. /*
  5314. * R3614 (0xE1E) - EQ1_15
  5315. */
  5316. #define ARIZONA_EQ1_B4_B_MASK 0xFFFF /* EQ1_B4_B - [15:0] */
  5317. #define ARIZONA_EQ1_B4_B_SHIFT 0 /* EQ1_B4_B - [15:0] */
  5318. #define ARIZONA_EQ1_B4_B_WIDTH 16 /* EQ1_B4_B - [15:0] */
  5319. /*
  5320. * R3615 (0xE1F) - EQ1_16
  5321. */
  5322. #define ARIZONA_EQ1_B4_C_MASK 0xFFFF /* EQ1_B4_C - [15:0] */
  5323. #define ARIZONA_EQ1_B4_C_SHIFT 0 /* EQ1_B4_C - [15:0] */
  5324. #define ARIZONA_EQ1_B4_C_WIDTH 16 /* EQ1_B4_C - [15:0] */
  5325. /*
  5326. * R3616 (0xE20) - EQ1_17
  5327. */
  5328. #define ARIZONA_EQ1_B4_PG_MASK 0xFFFF /* EQ1_B4_PG - [15:0] */
  5329. #define ARIZONA_EQ1_B4_PG_SHIFT 0 /* EQ1_B4_PG - [15:0] */
  5330. #define ARIZONA_EQ1_B4_PG_WIDTH 16 /* EQ1_B4_PG - [15:0] */
  5331. /*
  5332. * R3617 (0xE21) - EQ1_18
  5333. */
  5334. #define ARIZONA_EQ1_B5_A_MASK 0xFFFF /* EQ1_B5_A - [15:0] */
  5335. #define ARIZONA_EQ1_B5_A_SHIFT 0 /* EQ1_B5_A - [15:0] */
  5336. #define ARIZONA_EQ1_B5_A_WIDTH 16 /* EQ1_B5_A - [15:0] */
  5337. /*
  5338. * R3618 (0xE22) - EQ1_19
  5339. */
  5340. #define ARIZONA_EQ1_B5_B_MASK 0xFFFF /* EQ1_B5_B - [15:0] */
  5341. #define ARIZONA_EQ1_B5_B_SHIFT 0 /* EQ1_B5_B - [15:0] */
  5342. #define ARIZONA_EQ1_B5_B_WIDTH 16 /* EQ1_B5_B - [15:0] */
  5343. /*
  5344. * R3619 (0xE23) - EQ1_20
  5345. */
  5346. #define ARIZONA_EQ1_B5_PG_MASK 0xFFFF /* EQ1_B5_PG - [15:0] */
  5347. #define ARIZONA_EQ1_B5_PG_SHIFT 0 /* EQ1_B5_PG - [15:0] */
  5348. #define ARIZONA_EQ1_B5_PG_WIDTH 16 /* EQ1_B5_PG - [15:0] */
  5349. /*
  5350. * R3620 (0xE24) - EQ1_21
  5351. */
  5352. #define ARIZONA_EQ1_B1_C_MASK 0xFFFF /* EQ1_B1_C - [15:0] */
  5353. #define ARIZONA_EQ1_B1_C_SHIFT 0 /* EQ1_B1_C - [15:0] */
  5354. #define ARIZONA_EQ1_B1_C_WIDTH 16 /* EQ1_B1_C - [15:0] */
  5355. /*
  5356. * R3622 (0xE26) - EQ2_1
  5357. */
  5358. #define ARIZONA_EQ2_B1_GAIN_MASK 0xF800 /* EQ2_B1_GAIN - [15:11] */
  5359. #define ARIZONA_EQ2_B1_GAIN_SHIFT 11 /* EQ2_B1_GAIN - [15:11] */
  5360. #define ARIZONA_EQ2_B1_GAIN_WIDTH 5 /* EQ2_B1_GAIN - [15:11] */
  5361. #define ARIZONA_EQ2_B2_GAIN_MASK 0x07C0 /* EQ2_B2_GAIN - [10:6] */
  5362. #define ARIZONA_EQ2_B2_GAIN_SHIFT 6 /* EQ2_B2_GAIN - [10:6] */
  5363. #define ARIZONA_EQ2_B2_GAIN_WIDTH 5 /* EQ2_B2_GAIN - [10:6] */
  5364. #define ARIZONA_EQ2_B3_GAIN_MASK 0x003E /* EQ2_B3_GAIN - [5:1] */
  5365. #define ARIZONA_EQ2_B3_GAIN_SHIFT 1 /* EQ2_B3_GAIN - [5:1] */
  5366. #define ARIZONA_EQ2_B3_GAIN_WIDTH 5 /* EQ2_B3_GAIN - [5:1] */
  5367. #define ARIZONA_EQ2_ENA 0x0001 /* EQ2_ENA */
  5368. #define ARIZONA_EQ2_ENA_MASK 0x0001 /* EQ2_ENA */
  5369. #define ARIZONA_EQ2_ENA_SHIFT 0 /* EQ2_ENA */
  5370. #define ARIZONA_EQ2_ENA_WIDTH 1 /* EQ2_ENA */
  5371. /*
  5372. * R3623 (0xE27) - EQ2_2
  5373. */
  5374. #define ARIZONA_EQ2_B4_GAIN_MASK 0xF800 /* EQ2_B4_GAIN - [15:11] */
  5375. #define ARIZONA_EQ2_B4_GAIN_SHIFT 11 /* EQ2_B4_GAIN - [15:11] */
  5376. #define ARIZONA_EQ2_B4_GAIN_WIDTH 5 /* EQ2_B4_GAIN - [15:11] */
  5377. #define ARIZONA_EQ2_B5_GAIN_MASK 0x07C0 /* EQ2_B5_GAIN - [10:6] */
  5378. #define ARIZONA_EQ2_B5_GAIN_SHIFT 6 /* EQ2_B5_GAIN - [10:6] */
  5379. #define ARIZONA_EQ2_B5_GAIN_WIDTH 5 /* EQ2_B5_GAIN - [10:6] */
  5380. #define ARIZONA_EQ2_B1_MODE 0x0001 /* EQ2_B1_MODE */
  5381. #define ARIZONA_EQ2_B1_MODE_MASK 0x0001 /* EQ2_B1_MODE */
  5382. #define ARIZONA_EQ2_B1_MODE_SHIFT 0 /* EQ2_B1_MODE */
  5383. #define ARIZONA_EQ2_B1_MODE_WIDTH 1 /* EQ2_B1_MODE */
  5384. /*
  5385. * R3624 (0xE28) - EQ2_3
  5386. */
  5387. #define ARIZONA_EQ2_B1_A_MASK 0xFFFF /* EQ2_B1_A - [15:0] */
  5388. #define ARIZONA_EQ2_B1_A_SHIFT 0 /* EQ2_B1_A - [15:0] */
  5389. #define ARIZONA_EQ2_B1_A_WIDTH 16 /* EQ2_B1_A - [15:0] */
  5390. /*
  5391. * R3625 (0xE29) - EQ2_4
  5392. */
  5393. #define ARIZONA_EQ2_B1_B_MASK 0xFFFF /* EQ2_B1_B - [15:0] */
  5394. #define ARIZONA_EQ2_B1_B_SHIFT 0 /* EQ2_B1_B - [15:0] */
  5395. #define ARIZONA_EQ2_B1_B_WIDTH 16 /* EQ2_B1_B - [15:0] */
  5396. /*
  5397. * R3626 (0xE2A) - EQ2_5
  5398. */
  5399. #define ARIZONA_EQ2_B1_PG_MASK 0xFFFF /* EQ2_B1_PG - [15:0] */
  5400. #define ARIZONA_EQ2_B1_PG_SHIFT 0 /* EQ2_B1_PG - [15:0] */
  5401. #define ARIZONA_EQ2_B1_PG_WIDTH 16 /* EQ2_B1_PG - [15:0] */
  5402. /*
  5403. * R3627 (0xE2B) - EQ2_6
  5404. */
  5405. #define ARIZONA_EQ2_B2_A_MASK 0xFFFF /* EQ2_B2_A - [15:0] */
  5406. #define ARIZONA_EQ2_B2_A_SHIFT 0 /* EQ2_B2_A - [15:0] */
  5407. #define ARIZONA_EQ2_B2_A_WIDTH 16 /* EQ2_B2_A - [15:0] */
  5408. /*
  5409. * R3628 (0xE2C) - EQ2_7
  5410. */
  5411. #define ARIZONA_EQ2_B2_B_MASK 0xFFFF /* EQ2_B2_B - [15:0] */
  5412. #define ARIZONA_EQ2_B2_B_SHIFT 0 /* EQ2_B2_B - [15:0] */
  5413. #define ARIZONA_EQ2_B2_B_WIDTH 16 /* EQ2_B2_B - [15:0] */
  5414. /*
  5415. * R3629 (0xE2D) - EQ2_8
  5416. */
  5417. #define ARIZONA_EQ2_B2_C_MASK 0xFFFF /* EQ2_B2_C - [15:0] */
  5418. #define ARIZONA_EQ2_B2_C_SHIFT 0 /* EQ2_B2_C - [15:0] */
  5419. #define ARIZONA_EQ2_B2_C_WIDTH 16 /* EQ2_B2_C - [15:0] */
  5420. /*
  5421. * R3630 (0xE2E) - EQ2_9
  5422. */
  5423. #define ARIZONA_EQ2_B2_PG_MASK 0xFFFF /* EQ2_B2_PG - [15:0] */
  5424. #define ARIZONA_EQ2_B2_PG_SHIFT 0 /* EQ2_B2_PG - [15:0] */
  5425. #define ARIZONA_EQ2_B2_PG_WIDTH 16 /* EQ2_B2_PG - [15:0] */
  5426. /*
  5427. * R3631 (0xE2F) - EQ2_10
  5428. */
  5429. #define ARIZONA_EQ2_B3_A_MASK 0xFFFF /* EQ2_B3_A - [15:0] */
  5430. #define ARIZONA_EQ2_B3_A_SHIFT 0 /* EQ2_B3_A - [15:0] */
  5431. #define ARIZONA_EQ2_B3_A_WIDTH 16 /* EQ2_B3_A - [15:0] */
  5432. /*
  5433. * R3632 (0xE30) - EQ2_11
  5434. */
  5435. #define ARIZONA_EQ2_B3_B_MASK 0xFFFF /* EQ2_B3_B - [15:0] */
  5436. #define ARIZONA_EQ2_B3_B_SHIFT 0 /* EQ2_B3_B - [15:0] */
  5437. #define ARIZONA_EQ2_B3_B_WIDTH 16 /* EQ2_B3_B - [15:0] */
  5438. /*
  5439. * R3633 (0xE31) - EQ2_12
  5440. */
  5441. #define ARIZONA_EQ2_B3_C_MASK 0xFFFF /* EQ2_B3_C - [15:0] */
  5442. #define ARIZONA_EQ2_B3_C_SHIFT 0 /* EQ2_B3_C - [15:0] */
  5443. #define ARIZONA_EQ2_B3_C_WIDTH 16 /* EQ2_B3_C - [15:0] */
  5444. /*
  5445. * R3634 (0xE32) - EQ2_13
  5446. */
  5447. #define ARIZONA_EQ2_B3_PG_MASK 0xFFFF /* EQ2_B3_PG - [15:0] */
  5448. #define ARIZONA_EQ2_B3_PG_SHIFT 0 /* EQ2_B3_PG - [15:0] */
  5449. #define ARIZONA_EQ2_B3_PG_WIDTH 16 /* EQ2_B3_PG - [15:0] */
  5450. /*
  5451. * R3635 (0xE33) - EQ2_14
  5452. */
  5453. #define ARIZONA_EQ2_B4_A_MASK 0xFFFF /* EQ2_B4_A - [15:0] */
  5454. #define ARIZONA_EQ2_B4_A_SHIFT 0 /* EQ2_B4_A - [15:0] */
  5455. #define ARIZONA_EQ2_B4_A_WIDTH 16 /* EQ2_B4_A - [15:0] */
  5456. /*
  5457. * R3636 (0xE34) - EQ2_15
  5458. */
  5459. #define ARIZONA_EQ2_B4_B_MASK 0xFFFF /* EQ2_B4_B - [15:0] */
  5460. #define ARIZONA_EQ2_B4_B_SHIFT 0 /* EQ2_B4_B - [15:0] */
  5461. #define ARIZONA_EQ2_B4_B_WIDTH 16 /* EQ2_B4_B - [15:0] */
  5462. /*
  5463. * R3637 (0xE35) - EQ2_16
  5464. */
  5465. #define ARIZONA_EQ2_B4_C_MASK 0xFFFF /* EQ2_B4_C - [15:0] */
  5466. #define ARIZONA_EQ2_B4_C_SHIFT 0 /* EQ2_B4_C - [15:0] */
  5467. #define ARIZONA_EQ2_B4_C_WIDTH 16 /* EQ2_B4_C - [15:0] */
  5468. /*
  5469. * R3638 (0xE36) - EQ2_17
  5470. */
  5471. #define ARIZONA_EQ2_B4_PG_MASK 0xFFFF /* EQ2_B4_PG - [15:0] */
  5472. #define ARIZONA_EQ2_B4_PG_SHIFT 0 /* EQ2_B4_PG - [15:0] */
  5473. #define ARIZONA_EQ2_B4_PG_WIDTH 16 /* EQ2_B4_PG - [15:0] */
  5474. /*
  5475. * R3639 (0xE37) - EQ2_18
  5476. */
  5477. #define ARIZONA_EQ2_B5_A_MASK 0xFFFF /* EQ2_B5_A - [15:0] */
  5478. #define ARIZONA_EQ2_B5_A_SHIFT 0 /* EQ2_B5_A - [15:0] */
  5479. #define ARIZONA_EQ2_B5_A_WIDTH 16 /* EQ2_B5_A - [15:0] */
  5480. /*
  5481. * R3640 (0xE38) - EQ2_19
  5482. */
  5483. #define ARIZONA_EQ2_B5_B_MASK 0xFFFF /* EQ2_B5_B - [15:0] */
  5484. #define ARIZONA_EQ2_B5_B_SHIFT 0 /* EQ2_B5_B - [15:0] */
  5485. #define ARIZONA_EQ2_B5_B_WIDTH 16 /* EQ2_B5_B - [15:0] */
  5486. /*
  5487. * R3641 (0xE39) - EQ2_20
  5488. */
  5489. #define ARIZONA_EQ2_B5_PG_MASK 0xFFFF /* EQ2_B5_PG - [15:0] */
  5490. #define ARIZONA_EQ2_B5_PG_SHIFT 0 /* EQ2_B5_PG - [15:0] */
  5491. #define ARIZONA_EQ2_B5_PG_WIDTH 16 /* EQ2_B5_PG - [15:0] */
  5492. /*
  5493. * R3642 (0xE3A) - EQ2_21
  5494. */
  5495. #define ARIZONA_EQ2_B1_C_MASK 0xFFFF /* EQ2_B1_C - [15:0] */
  5496. #define ARIZONA_EQ2_B1_C_SHIFT 0 /* EQ2_B1_C - [15:0] */
  5497. #define ARIZONA_EQ2_B1_C_WIDTH 16 /* EQ2_B1_C - [15:0] */
  5498. /*
  5499. * R3644 (0xE3C) - EQ3_1
  5500. */
  5501. #define ARIZONA_EQ3_B1_GAIN_MASK 0xF800 /* EQ3_B1_GAIN - [15:11] */
  5502. #define ARIZONA_EQ3_B1_GAIN_SHIFT 11 /* EQ3_B1_GAIN - [15:11] */
  5503. #define ARIZONA_EQ3_B1_GAIN_WIDTH 5 /* EQ3_B1_GAIN - [15:11] */
  5504. #define ARIZONA_EQ3_B2_GAIN_MASK 0x07C0 /* EQ3_B2_GAIN - [10:6] */
  5505. #define ARIZONA_EQ3_B2_GAIN_SHIFT 6 /* EQ3_B2_GAIN - [10:6] */
  5506. #define ARIZONA_EQ3_B2_GAIN_WIDTH 5 /* EQ3_B2_GAIN - [10:6] */
  5507. #define ARIZONA_EQ3_B3_GAIN_MASK 0x003E /* EQ3_B3_GAIN - [5:1] */
  5508. #define ARIZONA_EQ3_B3_GAIN_SHIFT 1 /* EQ3_B3_GAIN - [5:1] */
  5509. #define ARIZONA_EQ3_B3_GAIN_WIDTH 5 /* EQ3_B3_GAIN - [5:1] */
  5510. #define ARIZONA_EQ3_ENA 0x0001 /* EQ3_ENA */
  5511. #define ARIZONA_EQ3_ENA_MASK 0x0001 /* EQ3_ENA */
  5512. #define ARIZONA_EQ3_ENA_SHIFT 0 /* EQ3_ENA */
  5513. #define ARIZONA_EQ3_ENA_WIDTH 1 /* EQ3_ENA */
  5514. /*
  5515. * R3645 (0xE3D) - EQ3_2
  5516. */
  5517. #define ARIZONA_EQ3_B4_GAIN_MASK 0xF800 /* EQ3_B4_GAIN - [15:11] */
  5518. #define ARIZONA_EQ3_B4_GAIN_SHIFT 11 /* EQ3_B4_GAIN - [15:11] */
  5519. #define ARIZONA_EQ3_B4_GAIN_WIDTH 5 /* EQ3_B4_GAIN - [15:11] */
  5520. #define ARIZONA_EQ3_B5_GAIN_MASK 0x07C0 /* EQ3_B5_GAIN - [10:6] */
  5521. #define ARIZONA_EQ3_B5_GAIN_SHIFT 6 /* EQ3_B5_GAIN - [10:6] */
  5522. #define ARIZONA_EQ3_B5_GAIN_WIDTH 5 /* EQ3_B5_GAIN - [10:6] */
  5523. #define ARIZONA_EQ3_B1_MODE 0x0001 /* EQ3_B1_MODE */
  5524. #define ARIZONA_EQ3_B1_MODE_MASK 0x0001 /* EQ3_B1_MODE */
  5525. #define ARIZONA_EQ3_B1_MODE_SHIFT 0 /* EQ3_B1_MODE */
  5526. #define ARIZONA_EQ3_B1_MODE_WIDTH 1 /* EQ3_B1_MODE */
  5527. /*
  5528. * R3646 (0xE3E) - EQ3_3
  5529. */
  5530. #define ARIZONA_EQ3_B1_A_MASK 0xFFFF /* EQ3_B1_A - [15:0] */
  5531. #define ARIZONA_EQ3_B1_A_SHIFT 0 /* EQ3_B1_A - [15:0] */
  5532. #define ARIZONA_EQ3_B1_A_WIDTH 16 /* EQ3_B1_A - [15:0] */
  5533. /*
  5534. * R3647 (0xE3F) - EQ3_4
  5535. */
  5536. #define ARIZONA_EQ3_B1_B_MASK 0xFFFF /* EQ3_B1_B - [15:0] */
  5537. #define ARIZONA_EQ3_B1_B_SHIFT 0 /* EQ3_B1_B - [15:0] */
  5538. #define ARIZONA_EQ3_B1_B_WIDTH 16 /* EQ3_B1_B - [15:0] */
  5539. /*
  5540. * R3648 (0xE40) - EQ3_5
  5541. */
  5542. #define ARIZONA_EQ3_B1_PG_MASK 0xFFFF /* EQ3_B1_PG - [15:0] */
  5543. #define ARIZONA_EQ3_B1_PG_SHIFT 0 /* EQ3_B1_PG - [15:0] */
  5544. #define ARIZONA_EQ3_B1_PG_WIDTH 16 /* EQ3_B1_PG - [15:0] */
  5545. /*
  5546. * R3649 (0xE41) - EQ3_6
  5547. */
  5548. #define ARIZONA_EQ3_B2_A_MASK 0xFFFF /* EQ3_B2_A - [15:0] */
  5549. #define ARIZONA_EQ3_B2_A_SHIFT 0 /* EQ3_B2_A - [15:0] */
  5550. #define ARIZONA_EQ3_B2_A_WIDTH 16 /* EQ3_B2_A - [15:0] */
  5551. /*
  5552. * R3650 (0xE42) - EQ3_7
  5553. */
  5554. #define ARIZONA_EQ3_B2_B_MASK 0xFFFF /* EQ3_B2_B - [15:0] */
  5555. #define ARIZONA_EQ3_B2_B_SHIFT 0 /* EQ3_B2_B - [15:0] */
  5556. #define ARIZONA_EQ3_B2_B_WIDTH 16 /* EQ3_B2_B - [15:0] */
  5557. /*
  5558. * R3651 (0xE43) - EQ3_8
  5559. */
  5560. #define ARIZONA_EQ3_B2_C_MASK 0xFFFF /* EQ3_B2_C - [15:0] */
  5561. #define ARIZONA_EQ3_B2_C_SHIFT 0 /* EQ3_B2_C - [15:0] */
  5562. #define ARIZONA_EQ3_B2_C_WIDTH 16 /* EQ3_B2_C - [15:0] */
  5563. /*
  5564. * R3652 (0xE44) - EQ3_9
  5565. */
  5566. #define ARIZONA_EQ3_B2_PG_MASK 0xFFFF /* EQ3_B2_PG - [15:0] */
  5567. #define ARIZONA_EQ3_B2_PG_SHIFT 0 /* EQ3_B2_PG - [15:0] */
  5568. #define ARIZONA_EQ3_B2_PG_WIDTH 16 /* EQ3_B2_PG - [15:0] */
  5569. /*
  5570. * R3653 (0xE45) - EQ3_10
  5571. */
  5572. #define ARIZONA_EQ3_B3_A_MASK 0xFFFF /* EQ3_B3_A - [15:0] */
  5573. #define ARIZONA_EQ3_B3_A_SHIFT 0 /* EQ3_B3_A - [15:0] */
  5574. #define ARIZONA_EQ3_B3_A_WIDTH 16 /* EQ3_B3_A - [15:0] */
  5575. /*
  5576. * R3654 (0xE46) - EQ3_11
  5577. */
  5578. #define ARIZONA_EQ3_B3_B_MASK 0xFFFF /* EQ3_B3_B - [15:0] */
  5579. #define ARIZONA_EQ3_B3_B_SHIFT 0 /* EQ3_B3_B - [15:0] */
  5580. #define ARIZONA_EQ3_B3_B_WIDTH 16 /* EQ3_B3_B - [15:0] */
  5581. /*
  5582. * R3655 (0xE47) - EQ3_12
  5583. */
  5584. #define ARIZONA_EQ3_B3_C_MASK 0xFFFF /* EQ3_B3_C - [15:0] */
  5585. #define ARIZONA_EQ3_B3_C_SHIFT 0 /* EQ3_B3_C - [15:0] */
  5586. #define ARIZONA_EQ3_B3_C_WIDTH 16 /* EQ3_B3_C - [15:0] */
  5587. /*
  5588. * R3656 (0xE48) - EQ3_13
  5589. */
  5590. #define ARIZONA_EQ3_B3_PG_MASK 0xFFFF /* EQ3_B3_PG - [15:0] */
  5591. #define ARIZONA_EQ3_B3_PG_SHIFT 0 /* EQ3_B3_PG - [15:0] */
  5592. #define ARIZONA_EQ3_B3_PG_WIDTH 16 /* EQ3_B3_PG - [15:0] */
  5593. /*
  5594. * R3657 (0xE49) - EQ3_14
  5595. */
  5596. #define ARIZONA_EQ3_B4_A_MASK 0xFFFF /* EQ3_B4_A - [15:0] */
  5597. #define ARIZONA_EQ3_B4_A_SHIFT 0 /* EQ3_B4_A - [15:0] */
  5598. #define ARIZONA_EQ3_B4_A_WIDTH 16 /* EQ3_B4_A - [15:0] */
  5599. /*
  5600. * R3658 (0xE4A) - EQ3_15
  5601. */
  5602. #define ARIZONA_EQ3_B4_B_MASK 0xFFFF /* EQ3_B4_B - [15:0] */
  5603. #define ARIZONA_EQ3_B4_B_SHIFT 0 /* EQ3_B4_B - [15:0] */
  5604. #define ARIZONA_EQ3_B4_B_WIDTH 16 /* EQ3_B4_B - [15:0] */
  5605. /*
  5606. * R3659 (0xE4B) - EQ3_16
  5607. */
  5608. #define ARIZONA_EQ3_B4_C_MASK 0xFFFF /* EQ3_B4_C - [15:0] */
  5609. #define ARIZONA_EQ3_B4_C_SHIFT 0 /* EQ3_B4_C - [15:0] */
  5610. #define ARIZONA_EQ3_B4_C_WIDTH 16 /* EQ3_B4_C - [15:0] */
  5611. /*
  5612. * R3660 (0xE4C) - EQ3_17
  5613. */
  5614. #define ARIZONA_EQ3_B4_PG_MASK 0xFFFF /* EQ3_B4_PG - [15:0] */
  5615. #define ARIZONA_EQ3_B4_PG_SHIFT 0 /* EQ3_B4_PG - [15:0] */
  5616. #define ARIZONA_EQ3_B4_PG_WIDTH 16 /* EQ3_B4_PG - [15:0] */
  5617. /*
  5618. * R3661 (0xE4D) - EQ3_18
  5619. */
  5620. #define ARIZONA_EQ3_B5_A_MASK 0xFFFF /* EQ3_B5_A - [15:0] */
  5621. #define ARIZONA_EQ3_B5_A_SHIFT 0 /* EQ3_B5_A - [15:0] */
  5622. #define ARIZONA_EQ3_B5_A_WIDTH 16 /* EQ3_B5_A - [15:0] */
  5623. /*
  5624. * R3662 (0xE4E) - EQ3_19
  5625. */
  5626. #define ARIZONA_EQ3_B5_B_MASK 0xFFFF /* EQ3_B5_B - [15:0] */
  5627. #define ARIZONA_EQ3_B5_B_SHIFT 0 /* EQ3_B5_B - [15:0] */
  5628. #define ARIZONA_EQ3_B5_B_WIDTH 16 /* EQ3_B5_B - [15:0] */
  5629. /*
  5630. * R3663 (0xE4F) - EQ3_20
  5631. */
  5632. #define ARIZONA_EQ3_B5_PG_MASK 0xFFFF /* EQ3_B5_PG - [15:0] */
  5633. #define ARIZONA_EQ3_B5_PG_SHIFT 0 /* EQ3_B5_PG - [15:0] */
  5634. #define ARIZONA_EQ3_B5_PG_WIDTH 16 /* EQ3_B5_PG - [15:0] */
  5635. /*
  5636. * R3664 (0xE50) - EQ3_21
  5637. */
  5638. #define ARIZONA_EQ3_B1_C_MASK 0xFFFF /* EQ3_B1_C - [15:0] */
  5639. #define ARIZONA_EQ3_B1_C_SHIFT 0 /* EQ3_B1_C - [15:0] */
  5640. #define ARIZONA_EQ3_B1_C_WIDTH 16 /* EQ3_B1_C - [15:0] */
  5641. /*
  5642. * R3666 (0xE52) - EQ4_1
  5643. */
  5644. #define ARIZONA_EQ4_B1_GAIN_MASK 0xF800 /* EQ4_B1_GAIN - [15:11] */
  5645. #define ARIZONA_EQ4_B1_GAIN_SHIFT 11 /* EQ4_B1_GAIN - [15:11] */
  5646. #define ARIZONA_EQ4_B1_GAIN_WIDTH 5 /* EQ4_B1_GAIN - [15:11] */
  5647. #define ARIZONA_EQ4_B2_GAIN_MASK 0x07C0 /* EQ4_B2_GAIN - [10:6] */
  5648. #define ARIZONA_EQ4_B2_GAIN_SHIFT 6 /* EQ4_B2_GAIN - [10:6] */
  5649. #define ARIZONA_EQ4_B2_GAIN_WIDTH 5 /* EQ4_B2_GAIN - [10:6] */
  5650. #define ARIZONA_EQ4_B3_GAIN_MASK 0x003E /* EQ4_B3_GAIN - [5:1] */
  5651. #define ARIZONA_EQ4_B3_GAIN_SHIFT 1 /* EQ4_B3_GAIN - [5:1] */
  5652. #define ARIZONA_EQ4_B3_GAIN_WIDTH 5 /* EQ4_B3_GAIN - [5:1] */
  5653. #define ARIZONA_EQ4_ENA 0x0001 /* EQ4_ENA */
  5654. #define ARIZONA_EQ4_ENA_MASK 0x0001 /* EQ4_ENA */
  5655. #define ARIZONA_EQ4_ENA_SHIFT 0 /* EQ4_ENA */
  5656. #define ARIZONA_EQ4_ENA_WIDTH 1 /* EQ4_ENA */
  5657. /*
  5658. * R3667 (0xE53) - EQ4_2
  5659. */
  5660. #define ARIZONA_EQ4_B4_GAIN_MASK 0xF800 /* EQ4_B4_GAIN - [15:11] */
  5661. #define ARIZONA_EQ4_B4_GAIN_SHIFT 11 /* EQ4_B4_GAIN - [15:11] */
  5662. #define ARIZONA_EQ4_B4_GAIN_WIDTH 5 /* EQ4_B4_GAIN - [15:11] */
  5663. #define ARIZONA_EQ4_B5_GAIN_MASK 0x07C0 /* EQ4_B5_GAIN - [10:6] */
  5664. #define ARIZONA_EQ4_B5_GAIN_SHIFT 6 /* EQ4_B5_GAIN - [10:6] */
  5665. #define ARIZONA_EQ4_B5_GAIN_WIDTH 5 /* EQ4_B5_GAIN - [10:6] */
  5666. #define ARIZONA_EQ4_B1_MODE 0x0001 /* EQ4_B1_MODE */
  5667. #define ARIZONA_EQ4_B1_MODE_MASK 0x0001 /* EQ4_B1_MODE */
  5668. #define ARIZONA_EQ4_B1_MODE_SHIFT 0 /* EQ4_B1_MODE */
  5669. #define ARIZONA_EQ4_B1_MODE_WIDTH 1 /* EQ4_B1_MODE */
  5670. /*
  5671. * R3668 (0xE54) - EQ4_3
  5672. */
  5673. #define ARIZONA_EQ4_B1_A_MASK 0xFFFF /* EQ4_B1_A - [15:0] */
  5674. #define ARIZONA_EQ4_B1_A_SHIFT 0 /* EQ4_B1_A - [15:0] */
  5675. #define ARIZONA_EQ4_B1_A_WIDTH 16 /* EQ4_B1_A - [15:0] */
  5676. /*
  5677. * R3669 (0xE55) - EQ4_4
  5678. */
  5679. #define ARIZONA_EQ4_B1_B_MASK 0xFFFF /* EQ4_B1_B - [15:0] */
  5680. #define ARIZONA_EQ4_B1_B_SHIFT 0 /* EQ4_B1_B - [15:0] */
  5681. #define ARIZONA_EQ4_B1_B_WIDTH 16 /* EQ4_B1_B - [15:0] */
  5682. /*
  5683. * R3670 (0xE56) - EQ4_5
  5684. */
  5685. #define ARIZONA_EQ4_B1_PG_MASK 0xFFFF /* EQ4_B1_PG - [15:0] */
  5686. #define ARIZONA_EQ4_B1_PG_SHIFT 0 /* EQ4_B1_PG - [15:0] */
  5687. #define ARIZONA_EQ4_B1_PG_WIDTH 16 /* EQ4_B1_PG - [15:0] */
  5688. /*
  5689. * R3671 (0xE57) - EQ4_6
  5690. */
  5691. #define ARIZONA_EQ4_B2_A_MASK 0xFFFF /* EQ4_B2_A - [15:0] */
  5692. #define ARIZONA_EQ4_B2_A_SHIFT 0 /* EQ4_B2_A - [15:0] */
  5693. #define ARIZONA_EQ4_B2_A_WIDTH 16 /* EQ4_B2_A - [15:0] */
  5694. /*
  5695. * R3672 (0xE58) - EQ4_7
  5696. */
  5697. #define ARIZONA_EQ4_B2_B_MASK 0xFFFF /* EQ4_B2_B - [15:0] */
  5698. #define ARIZONA_EQ4_B2_B_SHIFT 0 /* EQ4_B2_B - [15:0] */
  5699. #define ARIZONA_EQ4_B2_B_WIDTH 16 /* EQ4_B2_B - [15:0] */
  5700. /*
  5701. * R3673 (0xE59) - EQ4_8
  5702. */
  5703. #define ARIZONA_EQ4_B2_C_MASK 0xFFFF /* EQ4_B2_C - [15:0] */
  5704. #define ARIZONA_EQ4_B2_C_SHIFT 0 /* EQ4_B2_C - [15:0] */
  5705. #define ARIZONA_EQ4_B2_C_WIDTH 16 /* EQ4_B2_C - [15:0] */
  5706. /*
  5707. * R3674 (0xE5A) - EQ4_9
  5708. */
  5709. #define ARIZONA_EQ4_B2_PG_MASK 0xFFFF /* EQ4_B2_PG - [15:0] */
  5710. #define ARIZONA_EQ4_B2_PG_SHIFT 0 /* EQ4_B2_PG - [15:0] */
  5711. #define ARIZONA_EQ4_B2_PG_WIDTH 16 /* EQ4_B2_PG - [15:0] */
  5712. /*
  5713. * R3675 (0xE5B) - EQ4_10
  5714. */
  5715. #define ARIZONA_EQ4_B3_A_MASK 0xFFFF /* EQ4_B3_A - [15:0] */
  5716. #define ARIZONA_EQ4_B3_A_SHIFT 0 /* EQ4_B3_A - [15:0] */
  5717. #define ARIZONA_EQ4_B3_A_WIDTH 16 /* EQ4_B3_A - [15:0] */
  5718. /*
  5719. * R3676 (0xE5C) - EQ4_11
  5720. */
  5721. #define ARIZONA_EQ4_B3_B_MASK 0xFFFF /* EQ4_B3_B - [15:0] */
  5722. #define ARIZONA_EQ4_B3_B_SHIFT 0 /* EQ4_B3_B - [15:0] */
  5723. #define ARIZONA_EQ4_B3_B_WIDTH 16 /* EQ4_B3_B - [15:0] */
  5724. /*
  5725. * R3677 (0xE5D) - EQ4_12
  5726. */
  5727. #define ARIZONA_EQ4_B3_C_MASK 0xFFFF /* EQ4_B3_C - [15:0] */
  5728. #define ARIZONA_EQ4_B3_C_SHIFT 0 /* EQ4_B3_C - [15:0] */
  5729. #define ARIZONA_EQ4_B3_C_WIDTH 16 /* EQ4_B3_C - [15:0] */
  5730. /*
  5731. * R3678 (0xE5E) - EQ4_13
  5732. */
  5733. #define ARIZONA_EQ4_B3_PG_MASK 0xFFFF /* EQ4_B3_PG - [15:0] */
  5734. #define ARIZONA_EQ4_B3_PG_SHIFT 0 /* EQ4_B3_PG - [15:0] */
  5735. #define ARIZONA_EQ4_B3_PG_WIDTH 16 /* EQ4_B3_PG - [15:0] */
  5736. /*
  5737. * R3679 (0xE5F) - EQ4_14
  5738. */
  5739. #define ARIZONA_EQ4_B4_A_MASK 0xFFFF /* EQ4_B4_A - [15:0] */
  5740. #define ARIZONA_EQ4_B4_A_SHIFT 0 /* EQ4_B4_A - [15:0] */
  5741. #define ARIZONA_EQ4_B4_A_WIDTH 16 /* EQ4_B4_A - [15:0] */
  5742. /*
  5743. * R3680 (0xE60) - EQ4_15
  5744. */
  5745. #define ARIZONA_EQ4_B4_B_MASK 0xFFFF /* EQ4_B4_B - [15:0] */
  5746. #define ARIZONA_EQ4_B4_B_SHIFT 0 /* EQ4_B4_B - [15:0] */
  5747. #define ARIZONA_EQ4_B4_B_WIDTH 16 /* EQ4_B4_B - [15:0] */
  5748. /*
  5749. * R3681 (0xE61) - EQ4_16
  5750. */
  5751. #define ARIZONA_EQ4_B4_C_MASK 0xFFFF /* EQ4_B4_C - [15:0] */
  5752. #define ARIZONA_EQ4_B4_C_SHIFT 0 /* EQ4_B4_C - [15:0] */
  5753. #define ARIZONA_EQ4_B4_C_WIDTH 16 /* EQ4_B4_C - [15:0] */
  5754. /*
  5755. * R3682 (0xE62) - EQ4_17
  5756. */
  5757. #define ARIZONA_EQ4_B4_PG_MASK 0xFFFF /* EQ4_B4_PG - [15:0] */
  5758. #define ARIZONA_EQ4_B4_PG_SHIFT 0 /* EQ4_B4_PG - [15:0] */
  5759. #define ARIZONA_EQ4_B4_PG_WIDTH 16 /* EQ4_B4_PG - [15:0] */
  5760. /*
  5761. * R3683 (0xE63) - EQ4_18
  5762. */
  5763. #define ARIZONA_EQ4_B5_A_MASK 0xFFFF /* EQ4_B5_A - [15:0] */
  5764. #define ARIZONA_EQ4_B5_A_SHIFT 0 /* EQ4_B5_A - [15:0] */
  5765. #define ARIZONA_EQ4_B5_A_WIDTH 16 /* EQ4_B5_A - [15:0] */
  5766. /*
  5767. * R3684 (0xE64) - EQ4_19
  5768. */
  5769. #define ARIZONA_EQ4_B5_B_MASK 0xFFFF /* EQ4_B5_B - [15:0] */
  5770. #define ARIZONA_EQ4_B5_B_SHIFT 0 /* EQ4_B5_B - [15:0] */
  5771. #define ARIZONA_EQ4_B5_B_WIDTH 16 /* EQ4_B5_B - [15:0] */
  5772. /*
  5773. * R3685 (0xE65) - EQ4_20
  5774. */
  5775. #define ARIZONA_EQ4_B5_PG_MASK 0xFFFF /* EQ4_B5_PG - [15:0] */
  5776. #define ARIZONA_EQ4_B5_PG_SHIFT 0 /* EQ4_B5_PG - [15:0] */
  5777. #define ARIZONA_EQ4_B5_PG_WIDTH 16 /* EQ4_B5_PG - [15:0] */
  5778. /*
  5779. * R3686 (0xE66) - EQ4_21
  5780. */
  5781. #define ARIZONA_EQ4_B1_C_MASK 0xFFFF /* EQ4_B1_C - [15:0] */
  5782. #define ARIZONA_EQ4_B1_C_SHIFT 0 /* EQ4_B1_C - [15:0] */
  5783. #define ARIZONA_EQ4_B1_C_WIDTH 16 /* EQ4_B1_C - [15:0] */
  5784. /*
  5785. * R3712 (0xE80) - DRC1 ctrl1
  5786. */
  5787. #define ARIZONA_DRC1_SIG_DET_RMS_MASK 0xF800 /* DRC1_SIG_DET_RMS - [15:11] */
  5788. #define ARIZONA_DRC1_SIG_DET_RMS_SHIFT 11 /* DRC1_SIG_DET_RMS - [15:11] */
  5789. #define ARIZONA_DRC1_SIG_DET_RMS_WIDTH 5 /* DRC1_SIG_DET_RMS - [15:11] */
  5790. #define ARIZONA_DRC1_SIG_DET_PK_MASK 0x0600 /* DRC1_SIG_DET_PK - [10:9] */
  5791. #define ARIZONA_DRC1_SIG_DET_PK_SHIFT 9 /* DRC1_SIG_DET_PK - [10:9] */
  5792. #define ARIZONA_DRC1_SIG_DET_PK_WIDTH 2 /* DRC1_SIG_DET_PK - [10:9] */
  5793. #define ARIZONA_DRC1_NG_ENA 0x0100 /* DRC1_NG_ENA */
  5794. #define ARIZONA_DRC1_NG_ENA_MASK 0x0100 /* DRC1_NG_ENA */
  5795. #define ARIZONA_DRC1_NG_ENA_SHIFT 8 /* DRC1_NG_ENA */
  5796. #define ARIZONA_DRC1_NG_ENA_WIDTH 1 /* DRC1_NG_ENA */
  5797. #define ARIZONA_DRC1_SIG_DET_MODE 0x0080 /* DRC1_SIG_DET_MODE */
  5798. #define ARIZONA_DRC1_SIG_DET_MODE_MASK 0x0080 /* DRC1_SIG_DET_MODE */
  5799. #define ARIZONA_DRC1_SIG_DET_MODE_SHIFT 7 /* DRC1_SIG_DET_MODE */
  5800. #define ARIZONA_DRC1_SIG_DET_MODE_WIDTH 1 /* DRC1_SIG_DET_MODE */
  5801. #define ARIZONA_DRC1_SIG_DET 0x0040 /* DRC1_SIG_DET */
  5802. #define ARIZONA_DRC1_SIG_DET_MASK 0x0040 /* DRC1_SIG_DET */
  5803. #define ARIZONA_DRC1_SIG_DET_SHIFT 6 /* DRC1_SIG_DET */
  5804. #define ARIZONA_DRC1_SIG_DET_WIDTH 1 /* DRC1_SIG_DET */
  5805. #define ARIZONA_DRC1_KNEE2_OP_ENA 0x0020 /* DRC1_KNEE2_OP_ENA */
  5806. #define ARIZONA_DRC1_KNEE2_OP_ENA_MASK 0x0020 /* DRC1_KNEE2_OP_ENA */
  5807. #define ARIZONA_DRC1_KNEE2_OP_ENA_SHIFT 5 /* DRC1_KNEE2_OP_ENA */
  5808. #define ARIZONA_DRC1_KNEE2_OP_ENA_WIDTH 1 /* DRC1_KNEE2_OP_ENA */
  5809. #define ARIZONA_DRC1_QR 0x0010 /* DRC1_QR */
  5810. #define ARIZONA_DRC1_QR_MASK 0x0010 /* DRC1_QR */
  5811. #define ARIZONA_DRC1_QR_SHIFT 4 /* DRC1_QR */
  5812. #define ARIZONA_DRC1_QR_WIDTH 1 /* DRC1_QR */
  5813. #define ARIZONA_DRC1_ANTICLIP 0x0008 /* DRC1_ANTICLIP */
  5814. #define ARIZONA_DRC1_ANTICLIP_MASK 0x0008 /* DRC1_ANTICLIP */
  5815. #define ARIZONA_DRC1_ANTICLIP_SHIFT 3 /* DRC1_ANTICLIP */
  5816. #define ARIZONA_DRC1_ANTICLIP_WIDTH 1 /* DRC1_ANTICLIP */
  5817. #define ARIZONA_DRC1L_ENA 0x0002 /* DRC1L_ENA */
  5818. #define ARIZONA_DRC1L_ENA_MASK 0x0002 /* DRC1L_ENA */
  5819. #define ARIZONA_DRC1L_ENA_SHIFT 1 /* DRC1L_ENA */
  5820. #define ARIZONA_DRC1L_ENA_WIDTH 1 /* DRC1L_ENA */
  5821. #define ARIZONA_DRC1R_ENA 0x0001 /* DRC1R_ENA */
  5822. #define ARIZONA_DRC1R_ENA_MASK 0x0001 /* DRC1R_ENA */
  5823. #define ARIZONA_DRC1R_ENA_SHIFT 0 /* DRC1R_ENA */
  5824. #define ARIZONA_DRC1R_ENA_WIDTH 1 /* DRC1R_ENA */
  5825. /*
  5826. * R3713 (0xE81) - DRC1 ctrl2
  5827. */
  5828. #define ARIZONA_DRC1_ATK_MASK 0x1E00 /* DRC1_ATK - [12:9] */
  5829. #define ARIZONA_DRC1_ATK_SHIFT 9 /* DRC1_ATK - [12:9] */
  5830. #define ARIZONA_DRC1_ATK_WIDTH 4 /* DRC1_ATK - [12:9] */
  5831. #define ARIZONA_DRC1_DCY_MASK 0x01E0 /* DRC1_DCY - [8:5] */
  5832. #define ARIZONA_DRC1_DCY_SHIFT 5 /* DRC1_DCY - [8:5] */
  5833. #define ARIZONA_DRC1_DCY_WIDTH 4 /* DRC1_DCY - [8:5] */
  5834. #define ARIZONA_DRC1_MINGAIN_MASK 0x001C /* DRC1_MINGAIN - [4:2] */
  5835. #define ARIZONA_DRC1_MINGAIN_SHIFT 2 /* DRC1_MINGAIN - [4:2] */
  5836. #define ARIZONA_DRC1_MINGAIN_WIDTH 3 /* DRC1_MINGAIN - [4:2] */
  5837. #define ARIZONA_DRC1_MAXGAIN_MASK 0x0003 /* DRC1_MAXGAIN - [1:0] */
  5838. #define ARIZONA_DRC1_MAXGAIN_SHIFT 0 /* DRC1_MAXGAIN - [1:0] */
  5839. #define ARIZONA_DRC1_MAXGAIN_WIDTH 2 /* DRC1_MAXGAIN - [1:0] */
  5840. /*
  5841. * R3714 (0xE82) - DRC1 ctrl3
  5842. */
  5843. #define ARIZONA_DRC1_NG_MINGAIN_MASK 0xF000 /* DRC1_NG_MINGAIN - [15:12] */
  5844. #define ARIZONA_DRC1_NG_MINGAIN_SHIFT 12 /* DRC1_NG_MINGAIN - [15:12] */
  5845. #define ARIZONA_DRC1_NG_MINGAIN_WIDTH 4 /* DRC1_NG_MINGAIN - [15:12] */
  5846. #define ARIZONA_DRC1_NG_EXP_MASK 0x0C00 /* DRC1_NG_EXP - [11:10] */
  5847. #define ARIZONA_DRC1_NG_EXP_SHIFT 10 /* DRC1_NG_EXP - [11:10] */
  5848. #define ARIZONA_DRC1_NG_EXP_WIDTH 2 /* DRC1_NG_EXP - [11:10] */
  5849. #define ARIZONA_DRC1_QR_THR_MASK 0x0300 /* DRC1_QR_THR - [9:8] */
  5850. #define ARIZONA_DRC1_QR_THR_SHIFT 8 /* DRC1_QR_THR - [9:8] */
  5851. #define ARIZONA_DRC1_QR_THR_WIDTH 2 /* DRC1_QR_THR - [9:8] */
  5852. #define ARIZONA_DRC1_QR_DCY_MASK 0x00C0 /* DRC1_QR_DCY - [7:6] */
  5853. #define ARIZONA_DRC1_QR_DCY_SHIFT 6 /* DRC1_QR_DCY - [7:6] */
  5854. #define ARIZONA_DRC1_QR_DCY_WIDTH 2 /* DRC1_QR_DCY - [7:6] */
  5855. #define ARIZONA_DRC1_HI_COMP_MASK 0x0038 /* DRC1_HI_COMP - [5:3] */
  5856. #define ARIZONA_DRC1_HI_COMP_SHIFT 3 /* DRC1_HI_COMP - [5:3] */
  5857. #define ARIZONA_DRC1_HI_COMP_WIDTH 3 /* DRC1_HI_COMP - [5:3] */
  5858. #define ARIZONA_DRC1_LO_COMP_MASK 0x0007 /* DRC1_LO_COMP - [2:0] */
  5859. #define ARIZONA_DRC1_LO_COMP_SHIFT 0 /* DRC1_LO_COMP - [2:0] */
  5860. #define ARIZONA_DRC1_LO_COMP_WIDTH 3 /* DRC1_LO_COMP - [2:0] */
  5861. /*
  5862. * R3715 (0xE83) - DRC1 ctrl4
  5863. */
  5864. #define ARIZONA_DRC1_KNEE_IP_MASK 0x07E0 /* DRC1_KNEE_IP - [10:5] */
  5865. #define ARIZONA_DRC1_KNEE_IP_SHIFT 5 /* DRC1_KNEE_IP - [10:5] */
  5866. #define ARIZONA_DRC1_KNEE_IP_WIDTH 6 /* DRC1_KNEE_IP - [10:5] */
  5867. #define ARIZONA_DRC1_KNEE_OP_MASK 0x001F /* DRC1_KNEE_OP - [4:0] */
  5868. #define ARIZONA_DRC1_KNEE_OP_SHIFT 0 /* DRC1_KNEE_OP - [4:0] */
  5869. #define ARIZONA_DRC1_KNEE_OP_WIDTH 5 /* DRC1_KNEE_OP - [4:0] */
  5870. /*
  5871. * R3716 (0xE84) - DRC1 ctrl5
  5872. */
  5873. #define ARIZONA_DRC1_KNEE2_IP_MASK 0x03E0 /* DRC1_KNEE2_IP - [9:5] */
  5874. #define ARIZONA_DRC1_KNEE2_IP_SHIFT 5 /* DRC1_KNEE2_IP - [9:5] */
  5875. #define ARIZONA_DRC1_KNEE2_IP_WIDTH 5 /* DRC1_KNEE2_IP - [9:5] */
  5876. #define ARIZONA_DRC1_KNEE2_OP_MASK 0x001F /* DRC1_KNEE2_OP - [4:0] */
  5877. #define ARIZONA_DRC1_KNEE2_OP_SHIFT 0 /* DRC1_KNEE2_OP - [4:0] */
  5878. #define ARIZONA_DRC1_KNEE2_OP_WIDTH 5 /* DRC1_KNEE2_OP - [4:0] */
  5879. /*
  5880. * R3721 (0xE89) - DRC2 ctrl1
  5881. */
  5882. #define ARIZONA_DRC2_SIG_DET_RMS_MASK 0xF800 /* DRC2_SIG_DET_RMS - [15:11] */
  5883. #define ARIZONA_DRC2_SIG_DET_RMS_SHIFT 11 /* DRC2_SIG_DET_RMS - [15:11] */
  5884. #define ARIZONA_DRC2_SIG_DET_RMS_WIDTH 5 /* DRC2_SIG_DET_RMS - [15:11] */
  5885. #define ARIZONA_DRC2_SIG_DET_PK_MASK 0x0600 /* DRC2_SIG_DET_PK - [10:9] */
  5886. #define ARIZONA_DRC2_SIG_DET_PK_SHIFT 9 /* DRC2_SIG_DET_PK - [10:9] */
  5887. #define ARIZONA_DRC2_SIG_DET_PK_WIDTH 2 /* DRC2_SIG_DET_PK - [10:9] */
  5888. #define ARIZONA_DRC2_NG_ENA 0x0100 /* DRC2_NG_ENA */
  5889. #define ARIZONA_DRC2_NG_ENA_MASK 0x0100 /* DRC2_NG_ENA */
  5890. #define ARIZONA_DRC2_NG_ENA_SHIFT 8 /* DRC2_NG_ENA */
  5891. #define ARIZONA_DRC2_NG_ENA_WIDTH 1 /* DRC2_NG_ENA */
  5892. #define ARIZONA_DRC2_SIG_DET_MODE 0x0080 /* DRC2_SIG_DET_MODE */
  5893. #define ARIZONA_DRC2_SIG_DET_MODE_MASK 0x0080 /* DRC2_SIG_DET_MODE */
  5894. #define ARIZONA_DRC2_SIG_DET_MODE_SHIFT 7 /* DRC2_SIG_DET_MODE */
  5895. #define ARIZONA_DRC2_SIG_DET_MODE_WIDTH 1 /* DRC2_SIG_DET_MODE */
  5896. #define ARIZONA_DRC2_SIG_DET 0x0040 /* DRC2_SIG_DET */
  5897. #define ARIZONA_DRC2_SIG_DET_MASK 0x0040 /* DRC2_SIG_DET */
  5898. #define ARIZONA_DRC2_SIG_DET_SHIFT 6 /* DRC2_SIG_DET */
  5899. #define ARIZONA_DRC2_SIG_DET_WIDTH 1 /* DRC2_SIG_DET */
  5900. #define ARIZONA_DRC2_KNEE2_OP_ENA 0x0020 /* DRC2_KNEE2_OP_ENA */
  5901. #define ARIZONA_DRC2_KNEE2_OP_ENA_MASK 0x0020 /* DRC2_KNEE2_OP_ENA */
  5902. #define ARIZONA_DRC2_KNEE2_OP_ENA_SHIFT 5 /* DRC2_KNEE2_OP_ENA */
  5903. #define ARIZONA_DRC2_KNEE2_OP_ENA_WIDTH 1 /* DRC2_KNEE2_OP_ENA */
  5904. #define ARIZONA_DRC2_QR 0x0010 /* DRC2_QR */
  5905. #define ARIZONA_DRC2_QR_MASK 0x0010 /* DRC2_QR */
  5906. #define ARIZONA_DRC2_QR_SHIFT 4 /* DRC2_QR */
  5907. #define ARIZONA_DRC2_QR_WIDTH 1 /* DRC2_QR */
  5908. #define ARIZONA_DRC2_ANTICLIP 0x0008 /* DRC2_ANTICLIP */
  5909. #define ARIZONA_DRC2_ANTICLIP_MASK 0x0008 /* DRC2_ANTICLIP */
  5910. #define ARIZONA_DRC2_ANTICLIP_SHIFT 3 /* DRC2_ANTICLIP */
  5911. #define ARIZONA_DRC2_ANTICLIP_WIDTH 1 /* DRC2_ANTICLIP */
  5912. #define ARIZONA_DRC2L_ENA 0x0002 /* DRC2L_ENA */
  5913. #define ARIZONA_DRC2L_ENA_MASK 0x0002 /* DRC2L_ENA */
  5914. #define ARIZONA_DRC2L_ENA_SHIFT 1 /* DRC2L_ENA */
  5915. #define ARIZONA_DRC2L_ENA_WIDTH 1 /* DRC2L_ENA */
  5916. #define ARIZONA_DRC2R_ENA 0x0001 /* DRC2R_ENA */
  5917. #define ARIZONA_DRC2R_ENA_MASK 0x0001 /* DRC2R_ENA */
  5918. #define ARIZONA_DRC2R_ENA_SHIFT 0 /* DRC2R_ENA */
  5919. #define ARIZONA_DRC2R_ENA_WIDTH 1 /* DRC2R_ENA */
  5920. /*
  5921. * R3722 (0xE8A) - DRC2 ctrl2
  5922. */
  5923. #define ARIZONA_DRC2_ATK_MASK 0x1E00 /* DRC2_ATK - [12:9] */
  5924. #define ARIZONA_DRC2_ATK_SHIFT 9 /* DRC2_ATK - [12:9] */
  5925. #define ARIZONA_DRC2_ATK_WIDTH 4 /* DRC2_ATK - [12:9] */
  5926. #define ARIZONA_DRC2_DCY_MASK 0x01E0 /* DRC2_DCY - [8:5] */
  5927. #define ARIZONA_DRC2_DCY_SHIFT 5 /* DRC2_DCY - [8:5] */
  5928. #define ARIZONA_DRC2_DCY_WIDTH 4 /* DRC2_DCY - [8:5] */
  5929. #define ARIZONA_DRC2_MINGAIN_MASK 0x001C /* DRC2_MINGAIN - [4:2] */
  5930. #define ARIZONA_DRC2_MINGAIN_SHIFT 2 /* DRC2_MINGAIN - [4:2] */
  5931. #define ARIZONA_DRC2_MINGAIN_WIDTH 3 /* DRC2_MINGAIN - [4:2] */
  5932. #define ARIZONA_DRC2_MAXGAIN_MASK 0x0003 /* DRC2_MAXGAIN - [1:0] */
  5933. #define ARIZONA_DRC2_MAXGAIN_SHIFT 0 /* DRC2_MAXGAIN - [1:0] */
  5934. #define ARIZONA_DRC2_MAXGAIN_WIDTH 2 /* DRC2_MAXGAIN - [1:0] */
  5935. /*
  5936. * R3723 (0xE8B) - DRC2 ctrl3
  5937. */
  5938. #define ARIZONA_DRC2_NG_MINGAIN_MASK 0xF000 /* DRC2_NG_MINGAIN - [15:12] */
  5939. #define ARIZONA_DRC2_NG_MINGAIN_SHIFT 12 /* DRC2_NG_MINGAIN - [15:12] */
  5940. #define ARIZONA_DRC2_NG_MINGAIN_WIDTH 4 /* DRC2_NG_MINGAIN - [15:12] */
  5941. #define ARIZONA_DRC2_NG_EXP_MASK 0x0C00 /* DRC2_NG_EXP - [11:10] */
  5942. #define ARIZONA_DRC2_NG_EXP_SHIFT 10 /* DRC2_NG_EXP - [11:10] */
  5943. #define ARIZONA_DRC2_NG_EXP_WIDTH 2 /* DRC2_NG_EXP - [11:10] */
  5944. #define ARIZONA_DRC2_QR_THR_MASK 0x0300 /* DRC2_QR_THR - [9:8] */
  5945. #define ARIZONA_DRC2_QR_THR_SHIFT 8 /* DRC2_QR_THR - [9:8] */
  5946. #define ARIZONA_DRC2_QR_THR_WIDTH 2 /* DRC2_QR_THR - [9:8] */
  5947. #define ARIZONA_DRC2_QR_DCY_MASK 0x00C0 /* DRC2_QR_DCY - [7:6] */
  5948. #define ARIZONA_DRC2_QR_DCY_SHIFT 6 /* DRC2_QR_DCY - [7:6] */
  5949. #define ARIZONA_DRC2_QR_DCY_WIDTH 2 /* DRC2_QR_DCY - [7:6] */
  5950. #define ARIZONA_DRC2_HI_COMP_MASK 0x0038 /* DRC2_HI_COMP - [5:3] */
  5951. #define ARIZONA_DRC2_HI_COMP_SHIFT 3 /* DRC2_HI_COMP - [5:3] */
  5952. #define ARIZONA_DRC2_HI_COMP_WIDTH 3 /* DRC2_HI_COMP - [5:3] */
  5953. #define ARIZONA_DRC2_LO_COMP_MASK 0x0007 /* DRC2_LO_COMP - [2:0] */
  5954. #define ARIZONA_DRC2_LO_COMP_SHIFT 0 /* DRC2_LO_COMP - [2:0] */
  5955. #define ARIZONA_DRC2_LO_COMP_WIDTH 3 /* DRC2_LO_COMP - [2:0] */
  5956. /*
  5957. * R3724 (0xE8C) - DRC2 ctrl4
  5958. */
  5959. #define ARIZONA_DRC2_KNEE_IP_MASK 0x07E0 /* DRC2_KNEE_IP - [10:5] */
  5960. #define ARIZONA_DRC2_KNEE_IP_SHIFT 5 /* DRC2_KNEE_IP - [10:5] */
  5961. #define ARIZONA_DRC2_KNEE_IP_WIDTH 6 /* DRC2_KNEE_IP - [10:5] */
  5962. #define ARIZONA_DRC2_KNEE_OP_MASK 0x001F /* DRC2_KNEE_OP - [4:0] */
  5963. #define ARIZONA_DRC2_KNEE_OP_SHIFT 0 /* DRC2_KNEE_OP - [4:0] */
  5964. #define ARIZONA_DRC2_KNEE_OP_WIDTH 5 /* DRC2_KNEE_OP - [4:0] */
  5965. /*
  5966. * R3725 (0xE8D) - DRC2 ctrl5
  5967. */
  5968. #define ARIZONA_DRC2_KNEE2_IP_MASK 0x03E0 /* DRC2_KNEE2_IP - [9:5] */
  5969. #define ARIZONA_DRC2_KNEE2_IP_SHIFT 5 /* DRC2_KNEE2_IP - [9:5] */
  5970. #define ARIZONA_DRC2_KNEE2_IP_WIDTH 5 /* DRC2_KNEE2_IP - [9:5] */
  5971. #define ARIZONA_DRC2_KNEE2_OP_MASK 0x001F /* DRC2_KNEE2_OP - [4:0] */
  5972. #define ARIZONA_DRC2_KNEE2_OP_SHIFT 0 /* DRC2_KNEE2_OP - [4:0] */
  5973. #define ARIZONA_DRC2_KNEE2_OP_WIDTH 5 /* DRC2_KNEE2_OP - [4:0] */
  5974. /*
  5975. * R3776 (0xEC0) - HPLPF1_1
  5976. */
  5977. #define ARIZONA_LHPF1_MODE 0x0002 /* LHPF1_MODE */
  5978. #define ARIZONA_LHPF1_MODE_MASK 0x0002 /* LHPF1_MODE */
  5979. #define ARIZONA_LHPF1_MODE_SHIFT 1 /* LHPF1_MODE */
  5980. #define ARIZONA_LHPF1_MODE_WIDTH 1 /* LHPF1_MODE */
  5981. #define ARIZONA_LHPF1_ENA 0x0001 /* LHPF1_ENA */
  5982. #define ARIZONA_LHPF1_ENA_MASK 0x0001 /* LHPF1_ENA */
  5983. #define ARIZONA_LHPF1_ENA_SHIFT 0 /* LHPF1_ENA */
  5984. #define ARIZONA_LHPF1_ENA_WIDTH 1 /* LHPF1_ENA */
  5985. /*
  5986. * R3777 (0xEC1) - HPLPF1_2
  5987. */
  5988. #define ARIZONA_LHPF1_COEFF_MASK 0xFFFF /* LHPF1_COEFF - [15:0] */
  5989. #define ARIZONA_LHPF1_COEFF_SHIFT 0 /* LHPF1_COEFF - [15:0] */
  5990. #define ARIZONA_LHPF1_COEFF_WIDTH 16 /* LHPF1_COEFF - [15:0] */
  5991. /*
  5992. * R3780 (0xEC4) - HPLPF2_1
  5993. */
  5994. #define ARIZONA_LHPF2_MODE 0x0002 /* LHPF2_MODE */
  5995. #define ARIZONA_LHPF2_MODE_MASK 0x0002 /* LHPF2_MODE */
  5996. #define ARIZONA_LHPF2_MODE_SHIFT 1 /* LHPF2_MODE */
  5997. #define ARIZONA_LHPF2_MODE_WIDTH 1 /* LHPF2_MODE */
  5998. #define ARIZONA_LHPF2_ENA 0x0001 /* LHPF2_ENA */
  5999. #define ARIZONA_LHPF2_ENA_MASK 0x0001 /* LHPF2_ENA */
  6000. #define ARIZONA_LHPF2_ENA_SHIFT 0 /* LHPF2_ENA */
  6001. #define ARIZONA_LHPF2_ENA_WIDTH 1 /* LHPF2_ENA */
  6002. /*
  6003. * R3781 (0xEC5) - HPLPF2_2
  6004. */
  6005. #define ARIZONA_LHPF2_COEFF_MASK 0xFFFF /* LHPF2_COEFF - [15:0] */
  6006. #define ARIZONA_LHPF2_COEFF_SHIFT 0 /* LHPF2_COEFF - [15:0] */
  6007. #define ARIZONA_LHPF2_COEFF_WIDTH 16 /* LHPF2_COEFF - [15:0] */
  6008. /*
  6009. * R3784 (0xEC8) - HPLPF3_1
  6010. */
  6011. #define ARIZONA_LHPF3_MODE 0x0002 /* LHPF3_MODE */
  6012. #define ARIZONA_LHPF3_MODE_MASK 0x0002 /* LHPF3_MODE */
  6013. #define ARIZONA_LHPF3_MODE_SHIFT 1 /* LHPF3_MODE */
  6014. #define ARIZONA_LHPF3_MODE_WIDTH 1 /* LHPF3_MODE */
  6015. #define ARIZONA_LHPF3_ENA 0x0001 /* LHPF3_ENA */
  6016. #define ARIZONA_LHPF3_ENA_MASK 0x0001 /* LHPF3_ENA */
  6017. #define ARIZONA_LHPF3_ENA_SHIFT 0 /* LHPF3_ENA */
  6018. #define ARIZONA_LHPF3_ENA_WIDTH 1 /* LHPF3_ENA */
  6019. /*
  6020. * R3785 (0xEC9) - HPLPF3_2
  6021. */
  6022. #define ARIZONA_LHPF3_COEFF_MASK 0xFFFF /* LHPF3_COEFF - [15:0] */
  6023. #define ARIZONA_LHPF3_COEFF_SHIFT 0 /* LHPF3_COEFF - [15:0] */
  6024. #define ARIZONA_LHPF3_COEFF_WIDTH 16 /* LHPF3_COEFF - [15:0] */
  6025. /*
  6026. * R3788 (0xECC) - HPLPF4_1
  6027. */
  6028. #define ARIZONA_LHPF4_MODE 0x0002 /* LHPF4_MODE */
  6029. #define ARIZONA_LHPF4_MODE_MASK 0x0002 /* LHPF4_MODE */
  6030. #define ARIZONA_LHPF4_MODE_SHIFT 1 /* LHPF4_MODE */
  6031. #define ARIZONA_LHPF4_MODE_WIDTH 1 /* LHPF4_MODE */
  6032. #define ARIZONA_LHPF4_ENA 0x0001 /* LHPF4_ENA */
  6033. #define ARIZONA_LHPF4_ENA_MASK 0x0001 /* LHPF4_ENA */
  6034. #define ARIZONA_LHPF4_ENA_SHIFT 0 /* LHPF4_ENA */
  6035. #define ARIZONA_LHPF4_ENA_WIDTH 1 /* LHPF4_ENA */
  6036. /*
  6037. * R3789 (0xECD) - HPLPF4_2
  6038. */
  6039. #define ARIZONA_LHPF4_COEFF_MASK 0xFFFF /* LHPF4_COEFF - [15:0] */
  6040. #define ARIZONA_LHPF4_COEFF_SHIFT 0 /* LHPF4_COEFF - [15:0] */
  6041. #define ARIZONA_LHPF4_COEFF_WIDTH 16 /* LHPF4_COEFF - [15:0] */
  6042. /*
  6043. * R3808 (0xEE0) - ASRC_ENABLE
  6044. */
  6045. #define ARIZONA_ASRC2L_ENA 0x0008 /* ASRC2L_ENA */
  6046. #define ARIZONA_ASRC2L_ENA_MASK 0x0008 /* ASRC2L_ENA */
  6047. #define ARIZONA_ASRC2L_ENA_SHIFT 3 /* ASRC2L_ENA */
  6048. #define ARIZONA_ASRC2L_ENA_WIDTH 1 /* ASRC2L_ENA */
  6049. #define ARIZONA_ASRC2R_ENA 0x0004 /* ASRC2R_ENA */
  6050. #define ARIZONA_ASRC2R_ENA_MASK 0x0004 /* ASRC2R_ENA */
  6051. #define ARIZONA_ASRC2R_ENA_SHIFT 2 /* ASRC2R_ENA */
  6052. #define ARIZONA_ASRC2R_ENA_WIDTH 1 /* ASRC2R_ENA */
  6053. #define ARIZONA_ASRC1L_ENA 0x0002 /* ASRC1L_ENA */
  6054. #define ARIZONA_ASRC1L_ENA_MASK 0x0002 /* ASRC1L_ENA */
  6055. #define ARIZONA_ASRC1L_ENA_SHIFT 1 /* ASRC1L_ENA */
  6056. #define ARIZONA_ASRC1L_ENA_WIDTH 1 /* ASRC1L_ENA */
  6057. #define ARIZONA_ASRC1R_ENA 0x0001 /* ASRC1R_ENA */
  6058. #define ARIZONA_ASRC1R_ENA_MASK 0x0001 /* ASRC1R_ENA */
  6059. #define ARIZONA_ASRC1R_ENA_SHIFT 0 /* ASRC1R_ENA */
  6060. #define ARIZONA_ASRC1R_ENA_WIDTH 1 /* ASRC1R_ENA */
  6061. /*
  6062. * R3810 (0xEE2) - ASRC_RATE1
  6063. */
  6064. #define ARIZONA_ASRC_RATE1_MASK 0x7800 /* ASRC_RATE1 - [14:11] */
  6065. #define ARIZONA_ASRC_RATE1_SHIFT 11 /* ASRC_RATE1 - [14:11] */
  6066. #define ARIZONA_ASRC_RATE1_WIDTH 4 /* ASRC_RATE1 - [14:11] */
  6067. /*
  6068. * R3811 (0xEE3) - ASRC_RATE2
  6069. */
  6070. #define ARIZONA_ASRC_RATE2_MASK 0x7800 /* ASRC_RATE2 - [14:11] */
  6071. #define ARIZONA_ASRC_RATE2_SHIFT 11 /* ASRC_RATE2 - [14:11] */
  6072. #define ARIZONA_ASRC_RATE2_WIDTH 4 /* ASRC_RATE2 - [14:11] */
  6073. /*
  6074. * R3824 (0xEF0) - ISRC 1 CTRL 1
  6075. */
  6076. #define ARIZONA_ISRC1_FSH_MASK 0x7800 /* ISRC1_FSH - [14:11] */
  6077. #define ARIZONA_ISRC1_FSH_SHIFT 11 /* ISRC1_FSH - [14:11] */
  6078. #define ARIZONA_ISRC1_FSH_WIDTH 4 /* ISRC1_FSH - [14:11] */
  6079. #define ARIZONA_ISRC1_CLK_SEL_MASK 0x0700 /* ISRC1_CLK_SEL - [10:8] */
  6080. #define ARIZONA_ISRC1_CLK_SEL_SHIFT 8 /* ISRC1_CLK_SEL - [10:8] */
  6081. #define ARIZONA_ISRC1_CLK_SEL_WIDTH 3 /* ISRC1_CLK_SEL - [10:8] */
  6082. /*
  6083. * R3825 (0xEF1) - ISRC 1 CTRL 2
  6084. */
  6085. #define ARIZONA_ISRC1_FSL_MASK 0x7800 /* ISRC1_FSL - [14:11] */
  6086. #define ARIZONA_ISRC1_FSL_SHIFT 11 /* ISRC1_FSL - [14:11] */
  6087. #define ARIZONA_ISRC1_FSL_WIDTH 4 /* ISRC1_FSL - [14:11] */
  6088. /*
  6089. * R3826 (0xEF2) - ISRC 1 CTRL 3
  6090. */
  6091. #define ARIZONA_ISRC1_INT0_ENA 0x8000 /* ISRC1_INT0_ENA */
  6092. #define ARIZONA_ISRC1_INT0_ENA_MASK 0x8000 /* ISRC1_INT0_ENA */
  6093. #define ARIZONA_ISRC1_INT0_ENA_SHIFT 15 /* ISRC1_INT0_ENA */
  6094. #define ARIZONA_ISRC1_INT0_ENA_WIDTH 1 /* ISRC1_INT0_ENA */
  6095. #define ARIZONA_ISRC1_INT1_ENA 0x4000 /* ISRC1_INT1_ENA */
  6096. #define ARIZONA_ISRC1_INT1_ENA_MASK 0x4000 /* ISRC1_INT1_ENA */
  6097. #define ARIZONA_ISRC1_INT1_ENA_SHIFT 14 /* ISRC1_INT1_ENA */
  6098. #define ARIZONA_ISRC1_INT1_ENA_WIDTH 1 /* ISRC1_INT1_ENA */
  6099. #define ARIZONA_ISRC1_INT2_ENA 0x2000 /* ISRC1_INT2_ENA */
  6100. #define ARIZONA_ISRC1_INT2_ENA_MASK 0x2000 /* ISRC1_INT2_ENA */
  6101. #define ARIZONA_ISRC1_INT2_ENA_SHIFT 13 /* ISRC1_INT2_ENA */
  6102. #define ARIZONA_ISRC1_INT2_ENA_WIDTH 1 /* ISRC1_INT2_ENA */
  6103. #define ARIZONA_ISRC1_INT3_ENA 0x1000 /* ISRC1_INT3_ENA */
  6104. #define ARIZONA_ISRC1_INT3_ENA_MASK 0x1000 /* ISRC1_INT3_ENA */
  6105. #define ARIZONA_ISRC1_INT3_ENA_SHIFT 12 /* ISRC1_INT3_ENA */
  6106. #define ARIZONA_ISRC1_INT3_ENA_WIDTH 1 /* ISRC1_INT3_ENA */
  6107. #define ARIZONA_ISRC1_DEC0_ENA 0x0200 /* ISRC1_DEC0_ENA */
  6108. #define ARIZONA_ISRC1_DEC0_ENA_MASK 0x0200 /* ISRC1_DEC0_ENA */
  6109. #define ARIZONA_ISRC1_DEC0_ENA_SHIFT 9 /* ISRC1_DEC0_ENA */
  6110. #define ARIZONA_ISRC1_DEC0_ENA_WIDTH 1 /* ISRC1_DEC0_ENA */
  6111. #define ARIZONA_ISRC1_DEC1_ENA 0x0100 /* ISRC1_DEC1_ENA */
  6112. #define ARIZONA_ISRC1_DEC1_ENA_MASK 0x0100 /* ISRC1_DEC1_ENA */
  6113. #define ARIZONA_ISRC1_DEC1_ENA_SHIFT 8 /* ISRC1_DEC1_ENA */
  6114. #define ARIZONA_ISRC1_DEC1_ENA_WIDTH 1 /* ISRC1_DEC1_ENA */
  6115. #define ARIZONA_ISRC1_DEC2_ENA 0x0080 /* ISRC1_DEC2_ENA */
  6116. #define ARIZONA_ISRC1_DEC2_ENA_MASK 0x0080 /* ISRC1_DEC2_ENA */
  6117. #define ARIZONA_ISRC1_DEC2_ENA_SHIFT 7 /* ISRC1_DEC2_ENA */
  6118. #define ARIZONA_ISRC1_DEC2_ENA_WIDTH 1 /* ISRC1_DEC2_ENA */
  6119. #define ARIZONA_ISRC1_DEC3_ENA 0x0040 /* ISRC1_DEC3_ENA */
  6120. #define ARIZONA_ISRC1_DEC3_ENA_MASK 0x0040 /* ISRC1_DEC3_ENA */
  6121. #define ARIZONA_ISRC1_DEC3_ENA_SHIFT 6 /* ISRC1_DEC3_ENA */
  6122. #define ARIZONA_ISRC1_DEC3_ENA_WIDTH 1 /* ISRC1_DEC3_ENA */
  6123. #define ARIZONA_ISRC1_NOTCH_ENA 0x0001 /* ISRC1_NOTCH_ENA */
  6124. #define ARIZONA_ISRC1_NOTCH_ENA_MASK 0x0001 /* ISRC1_NOTCH_ENA */
  6125. #define ARIZONA_ISRC1_NOTCH_ENA_SHIFT 0 /* ISRC1_NOTCH_ENA */
  6126. #define ARIZONA_ISRC1_NOTCH_ENA_WIDTH 1 /* ISRC1_NOTCH_ENA */
  6127. /*
  6128. * R3827 (0xEF3) - ISRC 2 CTRL 1
  6129. */
  6130. #define ARIZONA_ISRC2_FSH_MASK 0x7800 /* ISRC2_FSH - [14:11] */
  6131. #define ARIZONA_ISRC2_FSH_SHIFT 11 /* ISRC2_FSH - [14:11] */
  6132. #define ARIZONA_ISRC2_FSH_WIDTH 4 /* ISRC2_FSH - [14:11] */
  6133. #define ARIZONA_ISRC2_CLK_SEL_MASK 0x0700 /* ISRC2_CLK_SEL - [10:8] */
  6134. #define ARIZONA_ISRC2_CLK_SEL_SHIFT 8 /* ISRC2_CLK_SEL - [10:8] */
  6135. #define ARIZONA_ISRC2_CLK_SEL_WIDTH 3 /* ISRC2_CLK_SEL - [10:8] */
  6136. /*
  6137. * R3828 (0xEF4) - ISRC 2 CTRL 2
  6138. */
  6139. #define ARIZONA_ISRC2_FSL_MASK 0x7800 /* ISRC2_FSL - [14:11] */
  6140. #define ARIZONA_ISRC2_FSL_SHIFT 11 /* ISRC2_FSL - [14:11] */
  6141. #define ARIZONA_ISRC2_FSL_WIDTH 4 /* ISRC2_FSL - [14:11] */
  6142. /*
  6143. * R3829 (0xEF5) - ISRC 2 CTRL 3
  6144. */
  6145. #define ARIZONA_ISRC2_INT0_ENA 0x8000 /* ISRC2_INT0_ENA */
  6146. #define ARIZONA_ISRC2_INT0_ENA_MASK 0x8000 /* ISRC2_INT0_ENA */
  6147. #define ARIZONA_ISRC2_INT0_ENA_SHIFT 15 /* ISRC2_INT0_ENA */
  6148. #define ARIZONA_ISRC2_INT0_ENA_WIDTH 1 /* ISRC2_INT0_ENA */
  6149. #define ARIZONA_ISRC2_INT1_ENA 0x4000 /* ISRC2_INT1_ENA */
  6150. #define ARIZONA_ISRC2_INT1_ENA_MASK 0x4000 /* ISRC2_INT1_ENA */
  6151. #define ARIZONA_ISRC2_INT1_ENA_SHIFT 14 /* ISRC2_INT1_ENA */
  6152. #define ARIZONA_ISRC2_INT1_ENA_WIDTH 1 /* ISRC2_INT1_ENA */
  6153. #define ARIZONA_ISRC2_INT2_ENA 0x2000 /* ISRC2_INT2_ENA */
  6154. #define ARIZONA_ISRC2_INT2_ENA_MASK 0x2000 /* ISRC2_INT2_ENA */
  6155. #define ARIZONA_ISRC2_INT2_ENA_SHIFT 13 /* ISRC2_INT2_ENA */
  6156. #define ARIZONA_ISRC2_INT2_ENA_WIDTH 1 /* ISRC2_INT2_ENA */
  6157. #define ARIZONA_ISRC2_INT3_ENA 0x1000 /* ISRC2_INT3_ENA */
  6158. #define ARIZONA_ISRC2_INT3_ENA_MASK 0x1000 /* ISRC2_INT3_ENA */
  6159. #define ARIZONA_ISRC2_INT3_ENA_SHIFT 12 /* ISRC2_INT3_ENA */
  6160. #define ARIZONA_ISRC2_INT3_ENA_WIDTH 1 /* ISRC2_INT3_ENA */
  6161. #define ARIZONA_ISRC2_DEC0_ENA 0x0200 /* ISRC2_DEC0_ENA */
  6162. #define ARIZONA_ISRC2_DEC0_ENA_MASK 0x0200 /* ISRC2_DEC0_ENA */
  6163. #define ARIZONA_ISRC2_DEC0_ENA_SHIFT 9 /* ISRC2_DEC0_ENA */
  6164. #define ARIZONA_ISRC2_DEC0_ENA_WIDTH 1 /* ISRC2_DEC0_ENA */
  6165. #define ARIZONA_ISRC2_DEC1_ENA 0x0100 /* ISRC2_DEC1_ENA */
  6166. #define ARIZONA_ISRC2_DEC1_ENA_MASK 0x0100 /* ISRC2_DEC1_ENA */
  6167. #define ARIZONA_ISRC2_DEC1_ENA_SHIFT 8 /* ISRC2_DEC1_ENA */
  6168. #define ARIZONA_ISRC2_DEC1_ENA_WIDTH 1 /* ISRC2_DEC1_ENA */
  6169. #define ARIZONA_ISRC2_DEC2_ENA 0x0080 /* ISRC2_DEC2_ENA */
  6170. #define ARIZONA_ISRC2_DEC2_ENA_MASK 0x0080 /* ISRC2_DEC2_ENA */
  6171. #define ARIZONA_ISRC2_DEC2_ENA_SHIFT 7 /* ISRC2_DEC2_ENA */
  6172. #define ARIZONA_ISRC2_DEC2_ENA_WIDTH 1 /* ISRC2_DEC2_ENA */
  6173. #define ARIZONA_ISRC2_DEC3_ENA 0x0040 /* ISRC2_DEC3_ENA */
  6174. #define ARIZONA_ISRC2_DEC3_ENA_MASK 0x0040 /* ISRC2_DEC3_ENA */
  6175. #define ARIZONA_ISRC2_DEC3_ENA_SHIFT 6 /* ISRC2_DEC3_ENA */
  6176. #define ARIZONA_ISRC2_DEC3_ENA_WIDTH 1 /* ISRC2_DEC3_ENA */
  6177. #define ARIZONA_ISRC2_NOTCH_ENA 0x0001 /* ISRC2_NOTCH_ENA */
  6178. #define ARIZONA_ISRC2_NOTCH_ENA_MASK 0x0001 /* ISRC2_NOTCH_ENA */
  6179. #define ARIZONA_ISRC2_NOTCH_ENA_SHIFT 0 /* ISRC2_NOTCH_ENA */
  6180. #define ARIZONA_ISRC2_NOTCH_ENA_WIDTH 1 /* ISRC2_NOTCH_ENA */
  6181. /*
  6182. * R3830 (0xEF6) - ISRC 3 CTRL 1
  6183. */
  6184. #define ARIZONA_ISRC3_FSH_MASK 0x7800 /* ISRC3_FSH - [14:11] */
  6185. #define ARIZONA_ISRC3_FSH_SHIFT 11 /* ISRC3_FSH - [14:11] */
  6186. #define ARIZONA_ISRC3_FSH_WIDTH 4 /* ISRC3_FSH - [14:11] */
  6187. #define ARIZONA_ISRC3_CLK_SEL_MASK 0x0700 /* ISRC3_CLK_SEL - [10:8] */
  6188. #define ARIZONA_ISRC3_CLK_SEL_SHIFT 8 /* ISRC3_CLK_SEL - [10:8] */
  6189. #define ARIZONA_ISRC3_CLK_SEL_WIDTH 3 /* ISRC3_CLK_SEL - [10:8] */
  6190. /*
  6191. * R3831 (0xEF7) - ISRC 3 CTRL 2
  6192. */
  6193. #define ARIZONA_ISRC3_FSL_MASK 0x7800 /* ISRC3_FSL - [14:11] */
  6194. #define ARIZONA_ISRC3_FSL_SHIFT 11 /* ISRC3_FSL - [14:11] */
  6195. #define ARIZONA_ISRC3_FSL_WIDTH 4 /* ISRC3_FSL - [14:11] */
  6196. /*
  6197. * R3832 (0xEF8) - ISRC 3 CTRL 3
  6198. */
  6199. #define ARIZONA_ISRC3_INT0_ENA 0x8000 /* ISRC3_INT0_ENA */
  6200. #define ARIZONA_ISRC3_INT0_ENA_MASK 0x8000 /* ISRC3_INT0_ENA */
  6201. #define ARIZONA_ISRC3_INT0_ENA_SHIFT 15 /* ISRC3_INT0_ENA */
  6202. #define ARIZONA_ISRC3_INT0_ENA_WIDTH 1 /* ISRC3_INT0_ENA */
  6203. #define ARIZONA_ISRC3_INT1_ENA 0x4000 /* ISRC3_INT1_ENA */
  6204. #define ARIZONA_ISRC3_INT1_ENA_MASK 0x4000 /* ISRC3_INT1_ENA */
  6205. #define ARIZONA_ISRC3_INT1_ENA_SHIFT 14 /* ISRC3_INT1_ENA */
  6206. #define ARIZONA_ISRC3_INT1_ENA_WIDTH 1 /* ISRC3_INT1_ENA */
  6207. #define ARIZONA_ISRC3_INT2_ENA 0x2000 /* ISRC3_INT2_ENA */
  6208. #define ARIZONA_ISRC3_INT2_ENA_MASK 0x2000 /* ISRC3_INT2_ENA */
  6209. #define ARIZONA_ISRC3_INT2_ENA_SHIFT 13 /* ISRC3_INT2_ENA */
  6210. #define ARIZONA_ISRC3_INT2_ENA_WIDTH 1 /* ISRC3_INT2_ENA */
  6211. #define ARIZONA_ISRC3_INT3_ENA 0x1000 /* ISRC3_INT3_ENA */
  6212. #define ARIZONA_ISRC3_INT3_ENA_MASK 0x1000 /* ISRC3_INT3_ENA */
  6213. #define ARIZONA_ISRC3_INT3_ENA_SHIFT 12 /* ISRC3_INT3_ENA */
  6214. #define ARIZONA_ISRC3_INT3_ENA_WIDTH 1 /* ISRC3_INT3_ENA */
  6215. #define ARIZONA_ISRC3_DEC0_ENA 0x0200 /* ISRC3_DEC0_ENA */
  6216. #define ARIZONA_ISRC3_DEC0_ENA_MASK 0x0200 /* ISRC3_DEC0_ENA */
  6217. #define ARIZONA_ISRC3_DEC0_ENA_SHIFT 9 /* ISRC3_DEC0_ENA */
  6218. #define ARIZONA_ISRC3_DEC0_ENA_WIDTH 1 /* ISRC3_DEC0_ENA */
  6219. #define ARIZONA_ISRC3_DEC1_ENA 0x0100 /* ISRC3_DEC1_ENA */
  6220. #define ARIZONA_ISRC3_DEC1_ENA_MASK 0x0100 /* ISRC3_DEC1_ENA */
  6221. #define ARIZONA_ISRC3_DEC1_ENA_SHIFT 8 /* ISRC3_DEC1_ENA */
  6222. #define ARIZONA_ISRC3_DEC1_ENA_WIDTH 1 /* ISRC3_DEC1_ENA */
  6223. #define ARIZONA_ISRC3_DEC2_ENA 0x0080 /* ISRC3_DEC2_ENA */
  6224. #define ARIZONA_ISRC3_DEC2_ENA_MASK 0x0080 /* ISRC3_DEC2_ENA */
  6225. #define ARIZONA_ISRC3_DEC2_ENA_SHIFT 7 /* ISRC3_DEC2_ENA */
  6226. #define ARIZONA_ISRC3_DEC2_ENA_WIDTH 1 /* ISRC3_DEC2_ENA */
  6227. #define ARIZONA_ISRC3_DEC3_ENA 0x0040 /* ISRC3_DEC3_ENA */
  6228. #define ARIZONA_ISRC3_DEC3_ENA_MASK 0x0040 /* ISRC3_DEC3_ENA */
  6229. #define ARIZONA_ISRC3_DEC3_ENA_SHIFT 6 /* ISRC3_DEC3_ENA */
  6230. #define ARIZONA_ISRC3_DEC3_ENA_WIDTH 1 /* ISRC3_DEC3_ENA */
  6231. #define ARIZONA_ISRC3_NOTCH_ENA 0x0001 /* ISRC3_NOTCH_ENA */
  6232. #define ARIZONA_ISRC3_NOTCH_ENA_MASK 0x0001 /* ISRC3_NOTCH_ENA */
  6233. #define ARIZONA_ISRC3_NOTCH_ENA_SHIFT 0 /* ISRC3_NOTCH_ENA */
  6234. #define ARIZONA_ISRC3_NOTCH_ENA_WIDTH 1 /* ISRC3_NOTCH_ENA */
  6235. /*
  6236. * R4352 (0x1100) - DSP1 Control 1
  6237. */
  6238. #define ARIZONA_DSP1_RATE_MASK 0x7800 /* DSP1_RATE - [14:11] */
  6239. #define ARIZONA_DSP1_RATE_SHIFT 11 /* DSP1_RATE - [14:11] */
  6240. #define ARIZONA_DSP1_RATE_WIDTH 4 /* DSP1_RATE - [14:11] */
  6241. #define ARIZONA_DSP1_MEM_ENA 0x0010 /* DSP1_MEM_ENA */
  6242. #define ARIZONA_DSP1_MEM_ENA_MASK 0x0010 /* DSP1_MEM_ENA */
  6243. #define ARIZONA_DSP1_MEM_ENA_SHIFT 4 /* DSP1_MEM_ENA */
  6244. #define ARIZONA_DSP1_MEM_ENA_WIDTH 1 /* DSP1_MEM_ENA */
  6245. #define ARIZONA_DSP1_SYS_ENA 0x0004 /* DSP1_SYS_ENA */
  6246. #define ARIZONA_DSP1_SYS_ENA_MASK 0x0004 /* DSP1_SYS_ENA */
  6247. #define ARIZONA_DSP1_SYS_ENA_SHIFT 2 /* DSP1_SYS_ENA */
  6248. #define ARIZONA_DSP1_SYS_ENA_WIDTH 1 /* DSP1_SYS_ENA */
  6249. #define ARIZONA_DSP1_CORE_ENA 0x0002 /* DSP1_CORE_ENA */
  6250. #define ARIZONA_DSP1_CORE_ENA_MASK 0x0002 /* DSP1_CORE_ENA */
  6251. #define ARIZONA_DSP1_CORE_ENA_SHIFT 1 /* DSP1_CORE_ENA */
  6252. #define ARIZONA_DSP1_CORE_ENA_WIDTH 1 /* DSP1_CORE_ENA */
  6253. #define ARIZONA_DSP1_START 0x0001 /* DSP1_START */
  6254. #define ARIZONA_DSP1_START_MASK 0x0001 /* DSP1_START */
  6255. #define ARIZONA_DSP1_START_SHIFT 0 /* DSP1_START */
  6256. #define ARIZONA_DSP1_START_WIDTH 1 /* DSP1_START */
  6257. /*
  6258. * R4353 (0x1101) - DSP1 Clocking 1
  6259. */
  6260. #define ARIZONA_DSP1_CLK_SEL_MASK 0x0007 /* DSP1_CLK_SEL - [2:0] */
  6261. #define ARIZONA_DSP1_CLK_SEL_SHIFT 0 /* DSP1_CLK_SEL - [2:0] */
  6262. #define ARIZONA_DSP1_CLK_SEL_WIDTH 3 /* DSP1_CLK_SEL - [2:0] */
  6263. /*
  6264. * R4356 (0x1104) - DSP1 Status 1
  6265. */
  6266. #define ARIZONA_DSP1_RAM_RDY 0x0001 /* DSP1_RAM_RDY */
  6267. #define ARIZONA_DSP1_RAM_RDY_MASK 0x0001 /* DSP1_RAM_RDY */
  6268. #define ARIZONA_DSP1_RAM_RDY_SHIFT 0 /* DSP1_RAM_RDY */
  6269. #define ARIZONA_DSP1_RAM_RDY_WIDTH 1 /* DSP1_RAM_RDY */
  6270. /*
  6271. * R4357 (0x1105) - DSP1 Status 2
  6272. */
  6273. #define ARIZONA_DSP1_PING_FULL 0x8000 /* DSP1_PING_FULL */
  6274. #define ARIZONA_DSP1_PING_FULL_MASK 0x8000 /* DSP1_PING_FULL */
  6275. #define ARIZONA_DSP1_PING_FULL_SHIFT 15 /* DSP1_PING_FULL */
  6276. #define ARIZONA_DSP1_PING_FULL_WIDTH 1 /* DSP1_PING_FULL */
  6277. #define ARIZONA_DSP1_PONG_FULL 0x4000 /* DSP1_PONG_FULL */
  6278. #define ARIZONA_DSP1_PONG_FULL_MASK 0x4000 /* DSP1_PONG_FULL */
  6279. #define ARIZONA_DSP1_PONG_FULL_SHIFT 14 /* DSP1_PONG_FULL */
  6280. #define ARIZONA_DSP1_PONG_FULL_WIDTH 1 /* DSP1_PONG_FULL */
  6281. #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_MASK 0x00FF /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
  6282. #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_SHIFT 0 /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
  6283. #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_WIDTH 8 /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
  6284. #endif