12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725 |
- /*
- * ARIZONA register definitions
- *
- * Copyright 2012 Wolfson Microelectronics plc
- *
- * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
- #ifndef _ARIZONA_REGISTERS_H
- #define _ARIZONA_REGISTERS_H
- /*
- * Register values.
- */
- #define ARIZONA_SOFTWARE_RESET 0x00
- #define ARIZONA_DEVICE_REVISION 0x01
- #define ARIZONA_CTRL_IF_SPI_CFG_1 0x08
- #define ARIZONA_CTRL_IF_I2C1_CFG_1 0x09
- #define ARIZONA_CTRL_IF_I2C2_CFG_1 0x0A
- #define ARIZONA_CTRL_IF_I2C1_CFG_2 0x0B
- #define ARIZONA_CTRL_IF_I2C2_CFG_2 0x0C
- #define ARIZONA_CTRL_IF_STATUS_1 0x0D
- #define ARIZONA_WRITE_SEQUENCER_CTRL_0 0x16
- #define ARIZONA_WRITE_SEQUENCER_CTRL_1 0x17
- #define ARIZONA_WRITE_SEQUENCER_CTRL_2 0x18
- #define ARIZONA_WRITE_SEQUENCER_PROM 0x1A
- #define ARIZONA_TONE_GENERATOR_1 0x20
- #define ARIZONA_TONE_GENERATOR_2 0x21
- #define ARIZONA_TONE_GENERATOR_3 0x22
- #define ARIZONA_TONE_GENERATOR_4 0x23
- #define ARIZONA_TONE_GENERATOR_5 0x24
- #define ARIZONA_PWM_DRIVE_1 0x30
- #define ARIZONA_PWM_DRIVE_2 0x31
- #define ARIZONA_PWM_DRIVE_3 0x32
- #define ARIZONA_WAKE_CONTROL 0x40
- #define ARIZONA_SEQUENCE_CONTROL 0x41
- #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_1 0x61
- #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_2 0x62
- #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_3 0x63
- #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_4 0x64
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_1 0x68
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_2 0x69
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_3 0x6A
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_4 0x6B
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_5 0x6C
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_6 0x6D
- #define ARIZONA_COMFORT_NOISE_GENERATOR 0x70
- #define ARIZONA_HAPTICS_CONTROL_1 0x90
- #define ARIZONA_HAPTICS_CONTROL_2 0x91
- #define ARIZONA_HAPTICS_PHASE_1_INTENSITY 0x92
- #define ARIZONA_HAPTICS_PHASE_1_DURATION 0x93
- #define ARIZONA_HAPTICS_PHASE_2_INTENSITY 0x94
- #define ARIZONA_HAPTICS_PHASE_2_DURATION 0x95
- #define ARIZONA_HAPTICS_PHASE_3_INTENSITY 0x96
- #define ARIZONA_HAPTICS_PHASE_3_DURATION 0x97
- #define ARIZONA_HAPTICS_STATUS 0x98
- #define ARIZONA_CLOCK_32K_1 0x100
- #define ARIZONA_SYSTEM_CLOCK_1 0x101
- #define ARIZONA_SAMPLE_RATE_1 0x102
- #define ARIZONA_SAMPLE_RATE_2 0x103
- #define ARIZONA_SAMPLE_RATE_3 0x104
- #define ARIZONA_SAMPLE_RATE_1_STATUS 0x10A
- #define ARIZONA_SAMPLE_RATE_2_STATUS 0x10B
- #define ARIZONA_SAMPLE_RATE_3_STATUS 0x10C
- #define ARIZONA_ASYNC_CLOCK_1 0x112
- #define ARIZONA_ASYNC_SAMPLE_RATE_1 0x113
- #define ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS 0x11B
- #define ARIZONA_OUTPUT_SYSTEM_CLOCK 0x149
- #define ARIZONA_OUTPUT_ASYNC_CLOCK 0x14A
- #define ARIZONA_RATE_ESTIMATOR_1 0x152
- #define ARIZONA_RATE_ESTIMATOR_2 0x153
- #define ARIZONA_RATE_ESTIMATOR_3 0x154
- #define ARIZONA_RATE_ESTIMATOR_4 0x155
- #define ARIZONA_RATE_ESTIMATOR_5 0x156
- #define ARIZONA_DYNAMIC_FREQUENCY_SCALING_1 0x161
- #define ARIZONA_FLL1_CONTROL_1 0x171
- #define ARIZONA_FLL1_CONTROL_2 0x172
- #define ARIZONA_FLL1_CONTROL_3 0x173
- #define ARIZONA_FLL1_CONTROL_4 0x174
- #define ARIZONA_FLL1_CONTROL_5 0x175
- #define ARIZONA_FLL1_CONTROL_6 0x176
- #define ARIZONA_FLL1_LOOP_FILTER_TEST_1 0x177
- #define ARIZONA_FLL1_NCO_TEST_0 0x178
- #define ARIZONA_FLL1_CONTROL_7 0x179
- #define ARIZONA_FLL1_SYNCHRONISER_1 0x181
- #define ARIZONA_FLL1_SYNCHRONISER_2 0x182
- #define ARIZONA_FLL1_SYNCHRONISER_3 0x183
- #define ARIZONA_FLL1_SYNCHRONISER_4 0x184
- #define ARIZONA_FLL1_SYNCHRONISER_5 0x185
- #define ARIZONA_FLL1_SYNCHRONISER_6 0x186
- #define ARIZONA_FLL1_SYNCHRONISER_7 0x187
- #define ARIZONA_FLL1_SPREAD_SPECTRUM 0x189
- #define ARIZONA_FLL1_GPIO_CLOCK 0x18A
- #define ARIZONA_FLL2_CONTROL_1 0x191
- #define ARIZONA_FLL2_CONTROL_2 0x192
- #define ARIZONA_FLL2_CONTROL_3 0x193
- #define ARIZONA_FLL2_CONTROL_4 0x194
- #define ARIZONA_FLL2_CONTROL_5 0x195
- #define ARIZONA_FLL2_CONTROL_6 0x196
- #define ARIZONA_FLL2_LOOP_FILTER_TEST_1 0x197
- #define ARIZONA_FLL2_NCO_TEST_0 0x198
- #define ARIZONA_FLL2_CONTROL_7 0x199
- #define ARIZONA_FLL2_SYNCHRONISER_1 0x1A1
- #define ARIZONA_FLL2_SYNCHRONISER_2 0x1A2
- #define ARIZONA_FLL2_SYNCHRONISER_3 0x1A3
- #define ARIZONA_FLL2_SYNCHRONISER_4 0x1A4
- #define ARIZONA_FLL2_SYNCHRONISER_5 0x1A5
- #define ARIZONA_FLL2_SYNCHRONISER_6 0x1A6
- #define ARIZONA_FLL2_SYNCHRONISER_7 0x1A7
- #define ARIZONA_FLL2_SPREAD_SPECTRUM 0x1A9
- #define ARIZONA_FLL2_GPIO_CLOCK 0x1AA
- #define ARIZONA_MIC_CHARGE_PUMP_1 0x200
- #define ARIZONA_LDO1_CONTROL_1 0x210
- #define ARIZONA_LDO1_CONTROL_2 0x212
- #define ARIZONA_LDO2_CONTROL_1 0x213
- #define ARIZONA_MIC_BIAS_CTRL_1 0x218
- #define ARIZONA_MIC_BIAS_CTRL_2 0x219
- #define ARIZONA_MIC_BIAS_CTRL_3 0x21A
- #define ARIZONA_ACCESSORY_DETECT_MODE_1 0x293
- #define ARIZONA_HEADPHONE_DETECT_1 0x29B
- #define ARIZONA_HEADPHONE_DETECT_2 0x29C
- #define ARIZONA_HP_DACVAL 0x29F
- #define ARIZONA_MICD_CLAMP_CONTROL 0x2A2
- #define ARIZONA_MIC_DETECT_1 0x2A3
- #define ARIZONA_MIC_DETECT_2 0x2A4
- #define ARIZONA_MIC_DETECT_3 0x2A5
- #define ARIZONA_MIC_NOISE_MIX_CONTROL_1 0x2C3
- #define ARIZONA_ISOLATION_CONTROL 0x2CB
- #define ARIZONA_JACK_DETECT_ANALOGUE 0x2D3
- #define ARIZONA_INPUT_ENABLES 0x300
- #define ARIZONA_INPUT_ENABLES_STATUS 0x301
- #define ARIZONA_INPUT_RATE 0x308
- #define ARIZONA_INPUT_VOLUME_RAMP 0x309
- #define ARIZONA_IN1L_CONTROL 0x310
- #define ARIZONA_ADC_DIGITAL_VOLUME_1L 0x311
- #define ARIZONA_DMIC1L_CONTROL 0x312
- #define ARIZONA_IN1R_CONTROL 0x314
- #define ARIZONA_ADC_DIGITAL_VOLUME_1R 0x315
- #define ARIZONA_DMIC1R_CONTROL 0x316
- #define ARIZONA_IN2L_CONTROL 0x318
- #define ARIZONA_ADC_DIGITAL_VOLUME_2L 0x319
- #define ARIZONA_DMIC2L_CONTROL 0x31A
- #define ARIZONA_IN2R_CONTROL 0x31C
- #define ARIZONA_ADC_DIGITAL_VOLUME_2R 0x31D
- #define ARIZONA_DMIC2R_CONTROL 0x31E
- #define ARIZONA_IN3L_CONTROL 0x320
- #define ARIZONA_ADC_DIGITAL_VOLUME_3L 0x321
- #define ARIZONA_DMIC3L_CONTROL 0x322
- #define ARIZONA_IN3R_CONTROL 0x324
- #define ARIZONA_ADC_DIGITAL_VOLUME_3R 0x325
- #define ARIZONA_DMIC3R_CONTROL 0x326
- #define ARIZONA_IN4L_CONTROL 0x328
- #define ARIZONA_ADC_DIGITAL_VOLUME_4L 0x329
- #define ARIZONA_DMIC4L_CONTROL 0x32A
- #define ARIZONA_ADC_DIGITAL_VOLUME_4R 0x32D
- #define ARIZONA_DMIC4R_CONTROL 0x32E
- #define ARIZONA_OUTPUT_ENABLES_1 0x400
- #define ARIZONA_OUTPUT_STATUS_1 0x401
- #define ARIZONA_RAW_OUTPUT_STATUS_1 0x406
- #define ARIZONA_OUTPUT_RATE_1 0x408
- #define ARIZONA_OUTPUT_VOLUME_RAMP 0x409
- #define ARIZONA_OUTPUT_PATH_CONFIG_1L 0x410
- #define ARIZONA_DAC_DIGITAL_VOLUME_1L 0x411
- #define ARIZONA_DAC_VOLUME_LIMIT_1L 0x412
- #define ARIZONA_NOISE_GATE_SELECT_1L 0x413
- #define ARIZONA_OUTPUT_PATH_CONFIG_1R 0x414
- #define ARIZONA_DAC_DIGITAL_VOLUME_1R 0x415
- #define ARIZONA_DAC_VOLUME_LIMIT_1R 0x416
- #define ARIZONA_NOISE_GATE_SELECT_1R 0x417
- #define ARIZONA_OUTPUT_PATH_CONFIG_2L 0x418
- #define ARIZONA_DAC_DIGITAL_VOLUME_2L 0x419
- #define ARIZONA_DAC_VOLUME_LIMIT_2L 0x41A
- #define ARIZONA_NOISE_GATE_SELECT_2L 0x41B
- #define ARIZONA_OUTPUT_PATH_CONFIG_2R 0x41C
- #define ARIZONA_DAC_DIGITAL_VOLUME_2R 0x41D
- #define ARIZONA_DAC_VOLUME_LIMIT_2R 0x41E
- #define ARIZONA_NOISE_GATE_SELECT_2R 0x41F
- #define ARIZONA_OUTPUT_PATH_CONFIG_3L 0x420
- #define ARIZONA_DAC_DIGITAL_VOLUME_3L 0x421
- #define ARIZONA_DAC_VOLUME_LIMIT_3L 0x422
- #define ARIZONA_NOISE_GATE_SELECT_3L 0x423
- #define ARIZONA_OUTPUT_PATH_CONFIG_3R 0x424
- #define ARIZONA_DAC_DIGITAL_VOLUME_3R 0x425
- #define ARIZONA_DAC_VOLUME_LIMIT_3R 0x426
- #define ARIZONA_NOISE_GATE_SELECT_3R 0x427
- #define ARIZONA_OUTPUT_PATH_CONFIG_4L 0x428
- #define ARIZONA_DAC_DIGITAL_VOLUME_4L 0x429
- #define ARIZONA_OUT_VOLUME_4L 0x42A
- #define ARIZONA_NOISE_GATE_SELECT_4L 0x42B
- #define ARIZONA_OUTPUT_PATH_CONFIG_4R 0x42C
- #define ARIZONA_DAC_DIGITAL_VOLUME_4R 0x42D
- #define ARIZONA_OUT_VOLUME_4R 0x42E
- #define ARIZONA_NOISE_GATE_SELECT_4R 0x42F
- #define ARIZONA_OUTPUT_PATH_CONFIG_5L 0x430
- #define ARIZONA_DAC_DIGITAL_VOLUME_5L 0x431
- #define ARIZONA_DAC_VOLUME_LIMIT_5L 0x432
- #define ARIZONA_NOISE_GATE_SELECT_5L 0x433
- #define ARIZONA_OUTPUT_PATH_CONFIG_5R 0x434
- #define ARIZONA_DAC_DIGITAL_VOLUME_5R 0x435
- #define ARIZONA_DAC_VOLUME_LIMIT_5R 0x436
- #define ARIZONA_NOISE_GATE_SELECT_5R 0x437
- #define ARIZONA_OUTPUT_PATH_CONFIG_6L 0x438
- #define ARIZONA_DAC_DIGITAL_VOLUME_6L 0x439
- #define ARIZONA_DAC_VOLUME_LIMIT_6L 0x43A
- #define ARIZONA_NOISE_GATE_SELECT_6L 0x43B
- #define ARIZONA_OUTPUT_PATH_CONFIG_6R 0x43C
- #define ARIZONA_DAC_DIGITAL_VOLUME_6R 0x43D
- #define ARIZONA_DAC_VOLUME_LIMIT_6R 0x43E
- #define ARIZONA_NOISE_GATE_SELECT_6R 0x43F
- #define ARIZONA_DAC_AEC_CONTROL_1 0x450
- #define ARIZONA_NOISE_GATE_CONTROL 0x458
- #define ARIZONA_PDM_SPK1_CTRL_1 0x490
- #define ARIZONA_PDM_SPK1_CTRL_2 0x491
- #define ARIZONA_PDM_SPK2_CTRL_1 0x492
- #define ARIZONA_PDM_SPK2_CTRL_2 0x493
- #define ARIZONA_SPK_CTRL_2 0x4B5
- #define ARIZONA_SPK_CTRL_3 0x4B6
- #define ARIZONA_DAC_COMP_1 0x4DC
- #define ARIZONA_DAC_COMP_2 0x4DD
- #define ARIZONA_DAC_COMP_3 0x4DE
- #define ARIZONA_DAC_COMP_4 0x4DF
- #define ARIZONA_AIF1_BCLK_CTRL 0x500
- #define ARIZONA_AIF1_TX_PIN_CTRL 0x501
- #define ARIZONA_AIF1_RX_PIN_CTRL 0x502
- #define ARIZONA_AIF1_RATE_CTRL 0x503
- #define ARIZONA_AIF1_FORMAT 0x504
- #define ARIZONA_AIF1_TX_BCLK_RATE 0x505
- #define ARIZONA_AIF1_RX_BCLK_RATE 0x506
- #define ARIZONA_AIF1_FRAME_CTRL_1 0x507
- #define ARIZONA_AIF1_FRAME_CTRL_2 0x508
- #define ARIZONA_AIF1_FRAME_CTRL_3 0x509
- #define ARIZONA_AIF1_FRAME_CTRL_4 0x50A
- #define ARIZONA_AIF1_FRAME_CTRL_5 0x50B
- #define ARIZONA_AIF1_FRAME_CTRL_6 0x50C
- #define ARIZONA_AIF1_FRAME_CTRL_7 0x50D
- #define ARIZONA_AIF1_FRAME_CTRL_8 0x50E
- #define ARIZONA_AIF1_FRAME_CTRL_9 0x50F
- #define ARIZONA_AIF1_FRAME_CTRL_10 0x510
- #define ARIZONA_AIF1_FRAME_CTRL_11 0x511
- #define ARIZONA_AIF1_FRAME_CTRL_12 0x512
- #define ARIZONA_AIF1_FRAME_CTRL_13 0x513
- #define ARIZONA_AIF1_FRAME_CTRL_14 0x514
- #define ARIZONA_AIF1_FRAME_CTRL_15 0x515
- #define ARIZONA_AIF1_FRAME_CTRL_16 0x516
- #define ARIZONA_AIF1_FRAME_CTRL_17 0x517
- #define ARIZONA_AIF1_FRAME_CTRL_18 0x518
- #define ARIZONA_AIF1_TX_ENABLES 0x519
- #define ARIZONA_AIF1_RX_ENABLES 0x51A
- #define ARIZONA_AIF1_FORCE_WRITE 0x51B
- #define ARIZONA_AIF2_BCLK_CTRL 0x540
- #define ARIZONA_AIF2_TX_PIN_CTRL 0x541
- #define ARIZONA_AIF2_RX_PIN_CTRL 0x542
- #define ARIZONA_AIF2_RATE_CTRL 0x543
- #define ARIZONA_AIF2_FORMAT 0x544
- #define ARIZONA_AIF2_TX_BCLK_RATE 0x545
- #define ARIZONA_AIF2_RX_BCLK_RATE 0x546
- #define ARIZONA_AIF2_FRAME_CTRL_1 0x547
- #define ARIZONA_AIF2_FRAME_CTRL_2 0x548
- #define ARIZONA_AIF2_FRAME_CTRL_3 0x549
- #define ARIZONA_AIF2_FRAME_CTRL_4 0x54A
- #define ARIZONA_AIF2_FRAME_CTRL_11 0x551
- #define ARIZONA_AIF2_FRAME_CTRL_12 0x552
- #define ARIZONA_AIF2_TX_ENABLES 0x559
- #define ARIZONA_AIF2_RX_ENABLES 0x55A
- #define ARIZONA_AIF2_FORCE_WRITE 0x55B
- #define ARIZONA_AIF3_BCLK_CTRL 0x580
- #define ARIZONA_AIF3_TX_PIN_CTRL 0x581
- #define ARIZONA_AIF3_RX_PIN_CTRL 0x582
- #define ARIZONA_AIF3_RATE_CTRL 0x583
- #define ARIZONA_AIF3_FORMAT 0x584
- #define ARIZONA_AIF3_TX_BCLK_RATE 0x585
- #define ARIZONA_AIF3_RX_BCLK_RATE 0x586
- #define ARIZONA_AIF3_FRAME_CTRL_1 0x587
- #define ARIZONA_AIF3_FRAME_CTRL_2 0x588
- #define ARIZONA_AIF3_FRAME_CTRL_3 0x589
- #define ARIZONA_AIF3_FRAME_CTRL_4 0x58A
- #define ARIZONA_AIF3_FRAME_CTRL_11 0x591
- #define ARIZONA_AIF3_FRAME_CTRL_12 0x592
- #define ARIZONA_AIF3_TX_ENABLES 0x599
- #define ARIZONA_AIF3_RX_ENABLES 0x59A
- #define ARIZONA_AIF3_FORCE_WRITE 0x59B
- #define ARIZONA_SLIMBUS_FRAMER_REF_GEAR 0x5E3
- #define ARIZONA_SLIMBUS_RATES_1 0x5E5
- #define ARIZONA_SLIMBUS_RATES_2 0x5E6
- #define ARIZONA_SLIMBUS_RATES_3 0x5E7
- #define ARIZONA_SLIMBUS_RATES_4 0x5E8
- #define ARIZONA_SLIMBUS_RATES_5 0x5E9
- #define ARIZONA_SLIMBUS_RATES_6 0x5EA
- #define ARIZONA_SLIMBUS_RATES_7 0x5EB
- #define ARIZONA_SLIMBUS_RATES_8 0x5EC
- #define ARIZONA_SLIMBUS_RX_CHANNEL_ENABLE 0x5F5
- #define ARIZONA_SLIMBUS_TX_CHANNEL_ENABLE 0x5F6
- #define ARIZONA_SLIMBUS_RX_PORT_STATUS 0x5F7
- #define ARIZONA_SLIMBUS_TX_PORT_STATUS 0x5F8
- #define ARIZONA_PWM1MIX_INPUT_1_SOURCE 0x640
- #define ARIZONA_PWM1MIX_INPUT_1_VOLUME 0x641
- #define ARIZONA_PWM1MIX_INPUT_2_SOURCE 0x642
- #define ARIZONA_PWM1MIX_INPUT_2_VOLUME 0x643
- #define ARIZONA_PWM1MIX_INPUT_3_SOURCE 0x644
- #define ARIZONA_PWM1MIX_INPUT_3_VOLUME 0x645
- #define ARIZONA_PWM1MIX_INPUT_4_SOURCE 0x646
- #define ARIZONA_PWM1MIX_INPUT_4_VOLUME 0x647
- #define ARIZONA_PWM2MIX_INPUT_1_SOURCE 0x648
- #define ARIZONA_PWM2MIX_INPUT_1_VOLUME 0x649
- #define ARIZONA_PWM2MIX_INPUT_2_SOURCE 0x64A
- #define ARIZONA_PWM2MIX_INPUT_2_VOLUME 0x64B
- #define ARIZONA_PWM2MIX_INPUT_3_SOURCE 0x64C
- #define ARIZONA_PWM2MIX_INPUT_3_VOLUME 0x64D
- #define ARIZONA_PWM2MIX_INPUT_4_SOURCE 0x64E
- #define ARIZONA_PWM2MIX_INPUT_4_VOLUME 0x64F
- #define ARIZONA_MICMIX_INPUT_1_SOURCE 0x660
- #define ARIZONA_MICMIX_INPUT_1_VOLUME 0x661
- #define ARIZONA_MICMIX_INPUT_2_SOURCE 0x662
- #define ARIZONA_MICMIX_INPUT_2_VOLUME 0x663
- #define ARIZONA_MICMIX_INPUT_3_SOURCE 0x664
- #define ARIZONA_MICMIX_INPUT_3_VOLUME 0x665
- #define ARIZONA_MICMIX_INPUT_4_SOURCE 0x666
- #define ARIZONA_MICMIX_INPUT_4_VOLUME 0x667
- #define ARIZONA_NOISEMIX_INPUT_1_SOURCE 0x668
- #define ARIZONA_NOISEMIX_INPUT_1_VOLUME 0x669
- #define ARIZONA_NOISEMIX_INPUT_2_SOURCE 0x66A
- #define ARIZONA_NOISEMIX_INPUT_2_VOLUME 0x66B
- #define ARIZONA_NOISEMIX_INPUT_3_SOURCE 0x66C
- #define ARIZONA_NOISEMIX_INPUT_3_VOLUME 0x66D
- #define ARIZONA_NOISEMIX_INPUT_4_SOURCE 0x66E
- #define ARIZONA_NOISEMIX_INPUT_4_VOLUME 0x66F
- #define ARIZONA_OUT1LMIX_INPUT_1_SOURCE 0x680
- #define ARIZONA_OUT1LMIX_INPUT_1_VOLUME 0x681
- #define ARIZONA_OUT1LMIX_INPUT_2_SOURCE 0x682
- #define ARIZONA_OUT1LMIX_INPUT_2_VOLUME 0x683
- #define ARIZONA_OUT1LMIX_INPUT_3_SOURCE 0x684
- #define ARIZONA_OUT1LMIX_INPUT_3_VOLUME 0x685
- #define ARIZONA_OUT1LMIX_INPUT_4_SOURCE 0x686
- #define ARIZONA_OUT1LMIX_INPUT_4_VOLUME 0x687
- #define ARIZONA_OUT1RMIX_INPUT_1_SOURCE 0x688
- #define ARIZONA_OUT1RMIX_INPUT_1_VOLUME 0x689
- #define ARIZONA_OUT1RMIX_INPUT_2_SOURCE 0x68A
- #define ARIZONA_OUT1RMIX_INPUT_2_VOLUME 0x68B
- #define ARIZONA_OUT1RMIX_INPUT_3_SOURCE 0x68C
- #define ARIZONA_OUT1RMIX_INPUT_3_VOLUME 0x68D
- #define ARIZONA_OUT1RMIX_INPUT_4_SOURCE 0x68E
- #define ARIZONA_OUT1RMIX_INPUT_4_VOLUME 0x68F
- #define ARIZONA_OUT2LMIX_INPUT_1_SOURCE 0x690
- #define ARIZONA_OUT2LMIX_INPUT_1_VOLUME 0x691
- #define ARIZONA_OUT2LMIX_INPUT_2_SOURCE 0x692
- #define ARIZONA_OUT2LMIX_INPUT_2_VOLUME 0x693
- #define ARIZONA_OUT2LMIX_INPUT_3_SOURCE 0x694
- #define ARIZONA_OUT2LMIX_INPUT_3_VOLUME 0x695
- #define ARIZONA_OUT2LMIX_INPUT_4_SOURCE 0x696
- #define ARIZONA_OUT2LMIX_INPUT_4_VOLUME 0x697
- #define ARIZONA_OUT2RMIX_INPUT_1_SOURCE 0x698
- #define ARIZONA_OUT2RMIX_INPUT_1_VOLUME 0x699
- #define ARIZONA_OUT2RMIX_INPUT_2_SOURCE 0x69A
- #define ARIZONA_OUT2RMIX_INPUT_2_VOLUME 0x69B
- #define ARIZONA_OUT2RMIX_INPUT_3_SOURCE 0x69C
- #define ARIZONA_OUT2RMIX_INPUT_3_VOLUME 0x69D
- #define ARIZONA_OUT2RMIX_INPUT_4_SOURCE 0x69E
- #define ARIZONA_OUT2RMIX_INPUT_4_VOLUME 0x69F
- #define ARIZONA_OUT3LMIX_INPUT_1_SOURCE 0x6A0
- #define ARIZONA_OUT3LMIX_INPUT_1_VOLUME 0x6A1
- #define ARIZONA_OUT3LMIX_INPUT_2_SOURCE 0x6A2
- #define ARIZONA_OUT3LMIX_INPUT_2_VOLUME 0x6A3
- #define ARIZONA_OUT3LMIX_INPUT_3_SOURCE 0x6A4
- #define ARIZONA_OUT3LMIX_INPUT_3_VOLUME 0x6A5
- #define ARIZONA_OUT3LMIX_INPUT_4_SOURCE 0x6A6
- #define ARIZONA_OUT3LMIX_INPUT_4_VOLUME 0x6A7
- #define ARIZONA_OUT3RMIX_INPUT_1_SOURCE 0x6A8
- #define ARIZONA_OUT3RMIX_INPUT_1_VOLUME 0x6A9
- #define ARIZONA_OUT3RMIX_INPUT_2_SOURCE 0x6AA
- #define ARIZONA_OUT3RMIX_INPUT_2_VOLUME 0x6AB
- #define ARIZONA_OUT3RMIX_INPUT_3_SOURCE 0x6AC
- #define ARIZONA_OUT3RMIX_INPUT_3_VOLUME 0x6AD
- #define ARIZONA_OUT3RMIX_INPUT_4_SOURCE 0x6AE
- #define ARIZONA_OUT3RMIX_INPUT_4_VOLUME 0x6AF
- #define ARIZONA_OUT4LMIX_INPUT_1_SOURCE 0x6B0
- #define ARIZONA_OUT4LMIX_INPUT_1_VOLUME 0x6B1
- #define ARIZONA_OUT4LMIX_INPUT_2_SOURCE 0x6B2
- #define ARIZONA_OUT4LMIX_INPUT_2_VOLUME 0x6B3
- #define ARIZONA_OUT4LMIX_INPUT_3_SOURCE 0x6B4
- #define ARIZONA_OUT4LMIX_INPUT_3_VOLUME 0x6B5
- #define ARIZONA_OUT4LMIX_INPUT_4_SOURCE 0x6B6
- #define ARIZONA_OUT4LMIX_INPUT_4_VOLUME 0x6B7
- #define ARIZONA_OUT4RMIX_INPUT_1_SOURCE 0x6B8
- #define ARIZONA_OUT4RMIX_INPUT_1_VOLUME 0x6B9
- #define ARIZONA_OUT4RMIX_INPUT_2_SOURCE 0x6BA
- #define ARIZONA_OUT4RMIX_INPUT_2_VOLUME 0x6BB
- #define ARIZONA_OUT4RMIX_INPUT_3_SOURCE 0x6BC
- #define ARIZONA_OUT4RMIX_INPUT_3_VOLUME 0x6BD
- #define ARIZONA_OUT4RMIX_INPUT_4_SOURCE 0x6BE
- #define ARIZONA_OUT4RMIX_INPUT_4_VOLUME 0x6BF
- #define ARIZONA_OUT5LMIX_INPUT_1_SOURCE 0x6C0
- #define ARIZONA_OUT5LMIX_INPUT_1_VOLUME 0x6C1
- #define ARIZONA_OUT5LMIX_INPUT_2_SOURCE 0x6C2
- #define ARIZONA_OUT5LMIX_INPUT_2_VOLUME 0x6C3
- #define ARIZONA_OUT5LMIX_INPUT_3_SOURCE 0x6C4
- #define ARIZONA_OUT5LMIX_INPUT_3_VOLUME 0x6C5
- #define ARIZONA_OUT5LMIX_INPUT_4_SOURCE 0x6C6
- #define ARIZONA_OUT5LMIX_INPUT_4_VOLUME 0x6C7
- #define ARIZONA_OUT5RMIX_INPUT_1_SOURCE 0x6C8
- #define ARIZONA_OUT5RMIX_INPUT_1_VOLUME 0x6C9
- #define ARIZONA_OUT5RMIX_INPUT_2_SOURCE 0x6CA
- #define ARIZONA_OUT5RMIX_INPUT_2_VOLUME 0x6CB
- #define ARIZONA_OUT5RMIX_INPUT_3_SOURCE 0x6CC
- #define ARIZONA_OUT5RMIX_INPUT_3_VOLUME 0x6CD
- #define ARIZONA_OUT5RMIX_INPUT_4_SOURCE 0x6CE
- #define ARIZONA_OUT5RMIX_INPUT_4_VOLUME 0x6CF
- #define ARIZONA_OUT6LMIX_INPUT_1_SOURCE 0x6D0
- #define ARIZONA_OUT6LMIX_INPUT_1_VOLUME 0x6D1
- #define ARIZONA_OUT6LMIX_INPUT_2_SOURCE 0x6D2
- #define ARIZONA_OUT6LMIX_INPUT_2_VOLUME 0x6D3
- #define ARIZONA_OUT6LMIX_INPUT_3_SOURCE 0x6D4
- #define ARIZONA_OUT6LMIX_INPUT_3_VOLUME 0x6D5
- #define ARIZONA_OUT6LMIX_INPUT_4_SOURCE 0x6D6
- #define ARIZONA_OUT6LMIX_INPUT_4_VOLUME 0x6D7
- #define ARIZONA_OUT6RMIX_INPUT_1_SOURCE 0x6D8
- #define ARIZONA_OUT6RMIX_INPUT_1_VOLUME 0x6D9
- #define ARIZONA_OUT6RMIX_INPUT_2_SOURCE 0x6DA
- #define ARIZONA_OUT6RMIX_INPUT_2_VOLUME 0x6DB
- #define ARIZONA_OUT6RMIX_INPUT_3_SOURCE 0x6DC
- #define ARIZONA_OUT6RMIX_INPUT_3_VOLUME 0x6DD
- #define ARIZONA_OUT6RMIX_INPUT_4_SOURCE 0x6DE
- #define ARIZONA_OUT6RMIX_INPUT_4_VOLUME 0x6DF
- #define ARIZONA_AIF1TX1MIX_INPUT_1_SOURCE 0x700
- #define ARIZONA_AIF1TX1MIX_INPUT_1_VOLUME 0x701
- #define ARIZONA_AIF1TX1MIX_INPUT_2_SOURCE 0x702
- #define ARIZONA_AIF1TX1MIX_INPUT_2_VOLUME 0x703
- #define ARIZONA_AIF1TX1MIX_INPUT_3_SOURCE 0x704
- #define ARIZONA_AIF1TX1MIX_INPUT_3_VOLUME 0x705
- #define ARIZONA_AIF1TX1MIX_INPUT_4_SOURCE 0x706
- #define ARIZONA_AIF1TX1MIX_INPUT_4_VOLUME 0x707
- #define ARIZONA_AIF1TX2MIX_INPUT_1_SOURCE 0x708
- #define ARIZONA_AIF1TX2MIX_INPUT_1_VOLUME 0x709
- #define ARIZONA_AIF1TX2MIX_INPUT_2_SOURCE 0x70A
- #define ARIZONA_AIF1TX2MIX_INPUT_2_VOLUME 0x70B
- #define ARIZONA_AIF1TX2MIX_INPUT_3_SOURCE 0x70C
- #define ARIZONA_AIF1TX2MIX_INPUT_3_VOLUME 0x70D
- #define ARIZONA_AIF1TX2MIX_INPUT_4_SOURCE 0x70E
- #define ARIZONA_AIF1TX2MIX_INPUT_4_VOLUME 0x70F
- #define ARIZONA_AIF1TX3MIX_INPUT_1_SOURCE 0x710
- #define ARIZONA_AIF1TX3MIX_INPUT_1_VOLUME 0x711
- #define ARIZONA_AIF1TX3MIX_INPUT_2_SOURCE 0x712
- #define ARIZONA_AIF1TX3MIX_INPUT_2_VOLUME 0x713
- #define ARIZONA_AIF1TX3MIX_INPUT_3_SOURCE 0x714
- #define ARIZONA_AIF1TX3MIX_INPUT_3_VOLUME 0x715
- #define ARIZONA_AIF1TX3MIX_INPUT_4_SOURCE 0x716
- #define ARIZONA_AIF1TX3MIX_INPUT_4_VOLUME 0x717
- #define ARIZONA_AIF1TX4MIX_INPUT_1_SOURCE 0x718
- #define ARIZONA_AIF1TX4MIX_INPUT_1_VOLUME 0x719
- #define ARIZONA_AIF1TX4MIX_INPUT_2_SOURCE 0x71A
- #define ARIZONA_AIF1TX4MIX_INPUT_2_VOLUME 0x71B
- #define ARIZONA_AIF1TX4MIX_INPUT_3_SOURCE 0x71C
- #define ARIZONA_AIF1TX4MIX_INPUT_3_VOLUME 0x71D
- #define ARIZONA_AIF1TX4MIX_INPUT_4_SOURCE 0x71E
- #define ARIZONA_AIF1TX4MIX_INPUT_4_VOLUME 0x71F
- #define ARIZONA_AIF1TX5MIX_INPUT_1_SOURCE 0x720
- #define ARIZONA_AIF1TX5MIX_INPUT_1_VOLUME 0x721
- #define ARIZONA_AIF1TX5MIX_INPUT_2_SOURCE 0x722
- #define ARIZONA_AIF1TX5MIX_INPUT_2_VOLUME 0x723
- #define ARIZONA_AIF1TX5MIX_INPUT_3_SOURCE 0x724
- #define ARIZONA_AIF1TX5MIX_INPUT_3_VOLUME 0x725
- #define ARIZONA_AIF1TX5MIX_INPUT_4_SOURCE 0x726
- #define ARIZONA_AIF1TX5MIX_INPUT_4_VOLUME 0x727
- #define ARIZONA_AIF1TX6MIX_INPUT_1_SOURCE 0x728
- #define ARIZONA_AIF1TX6MIX_INPUT_1_VOLUME 0x729
- #define ARIZONA_AIF1TX6MIX_INPUT_2_SOURCE 0x72A
- #define ARIZONA_AIF1TX6MIX_INPUT_2_VOLUME 0x72B
- #define ARIZONA_AIF1TX6MIX_INPUT_3_SOURCE 0x72C
- #define ARIZONA_AIF1TX6MIX_INPUT_3_VOLUME 0x72D
- #define ARIZONA_AIF1TX6MIX_INPUT_4_SOURCE 0x72E
- #define ARIZONA_AIF1TX6MIX_INPUT_4_VOLUME 0x72F
- #define ARIZONA_AIF1TX7MIX_INPUT_1_SOURCE 0x730
- #define ARIZONA_AIF1TX7MIX_INPUT_1_VOLUME 0x731
- #define ARIZONA_AIF1TX7MIX_INPUT_2_SOURCE 0x732
- #define ARIZONA_AIF1TX7MIX_INPUT_2_VOLUME 0x733
- #define ARIZONA_AIF1TX7MIX_INPUT_3_SOURCE 0x734
- #define ARIZONA_AIF1TX7MIX_INPUT_3_VOLUME 0x735
- #define ARIZONA_AIF1TX7MIX_INPUT_4_SOURCE 0x736
- #define ARIZONA_AIF1TX7MIX_INPUT_4_VOLUME 0x737
- #define ARIZONA_AIF1TX8MIX_INPUT_1_SOURCE 0x738
- #define ARIZONA_AIF1TX8MIX_INPUT_1_VOLUME 0x739
- #define ARIZONA_AIF1TX8MIX_INPUT_2_SOURCE 0x73A
- #define ARIZONA_AIF1TX8MIX_INPUT_2_VOLUME 0x73B
- #define ARIZONA_AIF1TX8MIX_INPUT_3_SOURCE 0x73C
- #define ARIZONA_AIF1TX8MIX_INPUT_3_VOLUME 0x73D
- #define ARIZONA_AIF1TX8MIX_INPUT_4_SOURCE 0x73E
- #define ARIZONA_AIF1TX8MIX_INPUT_4_VOLUME 0x73F
- #define ARIZONA_AIF2TX1MIX_INPUT_1_SOURCE 0x740
- #define ARIZONA_AIF2TX1MIX_INPUT_1_VOLUME 0x741
- #define ARIZONA_AIF2TX1MIX_INPUT_2_SOURCE 0x742
- #define ARIZONA_AIF2TX1MIX_INPUT_2_VOLUME 0x743
- #define ARIZONA_AIF2TX1MIX_INPUT_3_SOURCE 0x744
- #define ARIZONA_AIF2TX1MIX_INPUT_3_VOLUME 0x745
- #define ARIZONA_AIF2TX1MIX_INPUT_4_SOURCE 0x746
- #define ARIZONA_AIF2TX1MIX_INPUT_4_VOLUME 0x747
- #define ARIZONA_AIF2TX2MIX_INPUT_1_SOURCE 0x748
- #define ARIZONA_AIF2TX2MIX_INPUT_1_VOLUME 0x749
- #define ARIZONA_AIF2TX2MIX_INPUT_2_SOURCE 0x74A
- #define ARIZONA_AIF2TX2MIX_INPUT_2_VOLUME 0x74B
- #define ARIZONA_AIF2TX2MIX_INPUT_3_SOURCE 0x74C
- #define ARIZONA_AIF2TX2MIX_INPUT_3_VOLUME 0x74D
- #define ARIZONA_AIF2TX2MIX_INPUT_4_SOURCE 0x74E
- #define ARIZONA_AIF2TX2MIX_INPUT_4_VOLUME 0x74F
- #define ARIZONA_AIF3TX1MIX_INPUT_1_SOURCE 0x780
- #define ARIZONA_AIF3TX1MIX_INPUT_1_VOLUME 0x781
- #define ARIZONA_AIF3TX1MIX_INPUT_2_SOURCE 0x782
- #define ARIZONA_AIF3TX1MIX_INPUT_2_VOLUME 0x783
- #define ARIZONA_AIF3TX1MIX_INPUT_3_SOURCE 0x784
- #define ARIZONA_AIF3TX1MIX_INPUT_3_VOLUME 0x785
- #define ARIZONA_AIF3TX1MIX_INPUT_4_SOURCE 0x786
- #define ARIZONA_AIF3TX1MIX_INPUT_4_VOLUME 0x787
- #define ARIZONA_AIF3TX2MIX_INPUT_1_SOURCE 0x788
- #define ARIZONA_AIF3TX2MIX_INPUT_1_VOLUME 0x789
- #define ARIZONA_AIF3TX2MIX_INPUT_2_SOURCE 0x78A
- #define ARIZONA_AIF3TX2MIX_INPUT_2_VOLUME 0x78B
- #define ARIZONA_AIF3TX2MIX_INPUT_3_SOURCE 0x78C
- #define ARIZONA_AIF3TX2MIX_INPUT_3_VOLUME 0x78D
- #define ARIZONA_AIF3TX2MIX_INPUT_4_SOURCE 0x78E
- #define ARIZONA_AIF3TX2MIX_INPUT_4_VOLUME 0x78F
- #define ARIZONA_SLIMTX1MIX_INPUT_1_SOURCE 0x7C0
- #define ARIZONA_SLIMTX1MIX_INPUT_1_VOLUME 0x7C1
- #define ARIZONA_SLIMTX1MIX_INPUT_2_SOURCE 0x7C2
- #define ARIZONA_SLIMTX1MIX_INPUT_2_VOLUME 0x7C3
- #define ARIZONA_SLIMTX1MIX_INPUT_3_SOURCE 0x7C4
- #define ARIZONA_SLIMTX1MIX_INPUT_3_VOLUME 0x7C5
- #define ARIZONA_SLIMTX1MIX_INPUT_4_SOURCE 0x7C6
- #define ARIZONA_SLIMTX1MIX_INPUT_4_VOLUME 0x7C7
- #define ARIZONA_SLIMTX2MIX_INPUT_1_SOURCE 0x7C8
- #define ARIZONA_SLIMTX2MIX_INPUT_1_VOLUME 0x7C9
- #define ARIZONA_SLIMTX2MIX_INPUT_2_SOURCE 0x7CA
- #define ARIZONA_SLIMTX2MIX_INPUT_2_VOLUME 0x7CB
- #define ARIZONA_SLIMTX2MIX_INPUT_3_SOURCE 0x7CC
- #define ARIZONA_SLIMTX2MIX_INPUT_3_VOLUME 0x7CD
- #define ARIZONA_SLIMTX2MIX_INPUT_4_SOURCE 0x7CE
- #define ARIZONA_SLIMTX2MIX_INPUT_4_VOLUME 0x7CF
- #define ARIZONA_SLIMTX3MIX_INPUT_1_SOURCE 0x7D0
- #define ARIZONA_SLIMTX3MIX_INPUT_1_VOLUME 0x7D1
- #define ARIZONA_SLIMTX3MIX_INPUT_2_SOURCE 0x7D2
- #define ARIZONA_SLIMTX3MIX_INPUT_2_VOLUME 0x7D3
- #define ARIZONA_SLIMTX3MIX_INPUT_3_SOURCE 0x7D4
- #define ARIZONA_SLIMTX3MIX_INPUT_3_VOLUME 0x7D5
- #define ARIZONA_SLIMTX3MIX_INPUT_4_SOURCE 0x7D6
- #define ARIZONA_SLIMTX3MIX_INPUT_4_VOLUME 0x7D7
- #define ARIZONA_SLIMTX4MIX_INPUT_1_SOURCE 0x7D8
- #define ARIZONA_SLIMTX4MIX_INPUT_1_VOLUME 0x7D9
- #define ARIZONA_SLIMTX4MIX_INPUT_2_SOURCE 0x7DA
- #define ARIZONA_SLIMTX4MIX_INPUT_2_VOLUME 0x7DB
- #define ARIZONA_SLIMTX4MIX_INPUT_3_SOURCE 0x7DC
- #define ARIZONA_SLIMTX4MIX_INPUT_3_VOLUME 0x7DD
- #define ARIZONA_SLIMTX4MIX_INPUT_4_SOURCE 0x7DE
- #define ARIZONA_SLIMTX4MIX_INPUT_4_VOLUME 0x7DF
- #define ARIZONA_SLIMTX5MIX_INPUT_1_SOURCE 0x7E0
- #define ARIZONA_SLIMTX5MIX_INPUT_1_VOLUME 0x7E1
- #define ARIZONA_SLIMTX5MIX_INPUT_2_SOURCE 0x7E2
- #define ARIZONA_SLIMTX5MIX_INPUT_2_VOLUME 0x7E3
- #define ARIZONA_SLIMTX5MIX_INPUT_3_SOURCE 0x7E4
- #define ARIZONA_SLIMTX5MIX_INPUT_3_VOLUME 0x7E5
- #define ARIZONA_SLIMTX5MIX_INPUT_4_SOURCE 0x7E6
- #define ARIZONA_SLIMTX5MIX_INPUT_4_VOLUME 0x7E7
- #define ARIZONA_SLIMTX6MIX_INPUT_1_SOURCE 0x7E8
- #define ARIZONA_SLIMTX6MIX_INPUT_1_VOLUME 0x7E9
- #define ARIZONA_SLIMTX6MIX_INPUT_2_SOURCE 0x7EA
- #define ARIZONA_SLIMTX6MIX_INPUT_2_VOLUME 0x7EB
- #define ARIZONA_SLIMTX6MIX_INPUT_3_SOURCE 0x7EC
- #define ARIZONA_SLIMTX6MIX_INPUT_3_VOLUME 0x7ED
- #define ARIZONA_SLIMTX6MIX_INPUT_4_SOURCE 0x7EE
- #define ARIZONA_SLIMTX6MIX_INPUT_4_VOLUME 0x7EF
- #define ARIZONA_SLIMTX7MIX_INPUT_1_SOURCE 0x7F0
- #define ARIZONA_SLIMTX7MIX_INPUT_1_VOLUME 0x7F1
- #define ARIZONA_SLIMTX7MIX_INPUT_2_SOURCE 0x7F2
- #define ARIZONA_SLIMTX7MIX_INPUT_2_VOLUME 0x7F3
- #define ARIZONA_SLIMTX7MIX_INPUT_3_SOURCE 0x7F4
- #define ARIZONA_SLIMTX7MIX_INPUT_3_VOLUME 0x7F5
- #define ARIZONA_SLIMTX7MIX_INPUT_4_SOURCE 0x7F6
- #define ARIZONA_SLIMTX7MIX_INPUT_4_VOLUME 0x7F7
- #define ARIZONA_SLIMTX8MIX_INPUT_1_SOURCE 0x7F8
- #define ARIZONA_SLIMTX8MIX_INPUT_1_VOLUME 0x7F9
- #define ARIZONA_SLIMTX8MIX_INPUT_2_SOURCE 0x7FA
- #define ARIZONA_SLIMTX8MIX_INPUT_2_VOLUME 0x7FB
- #define ARIZONA_SLIMTX8MIX_INPUT_3_SOURCE 0x7FC
- #define ARIZONA_SLIMTX8MIX_INPUT_3_VOLUME 0x7FD
- #define ARIZONA_SLIMTX8MIX_INPUT_4_SOURCE 0x7FE
- #define ARIZONA_SLIMTX8MIX_INPUT_4_VOLUME 0x7FF
- #define ARIZONA_EQ1MIX_INPUT_1_SOURCE 0x880
- #define ARIZONA_EQ1MIX_INPUT_1_VOLUME 0x881
- #define ARIZONA_EQ1MIX_INPUT_2_SOURCE 0x882
- #define ARIZONA_EQ1MIX_INPUT_2_VOLUME 0x883
- #define ARIZONA_EQ1MIX_INPUT_3_SOURCE 0x884
- #define ARIZONA_EQ1MIX_INPUT_3_VOLUME 0x885
- #define ARIZONA_EQ1MIX_INPUT_4_SOURCE 0x886
- #define ARIZONA_EQ1MIX_INPUT_4_VOLUME 0x887
- #define ARIZONA_EQ2MIX_INPUT_1_SOURCE 0x888
- #define ARIZONA_EQ2MIX_INPUT_1_VOLUME 0x889
- #define ARIZONA_EQ2MIX_INPUT_2_SOURCE 0x88A
- #define ARIZONA_EQ2MIX_INPUT_2_VOLUME 0x88B
- #define ARIZONA_EQ2MIX_INPUT_3_SOURCE 0x88C
- #define ARIZONA_EQ2MIX_INPUT_3_VOLUME 0x88D
- #define ARIZONA_EQ2MIX_INPUT_4_SOURCE 0x88E
- #define ARIZONA_EQ2MIX_INPUT_4_VOLUME 0x88F
- #define ARIZONA_EQ3MIX_INPUT_1_SOURCE 0x890
- #define ARIZONA_EQ3MIX_INPUT_1_VOLUME 0x891
- #define ARIZONA_EQ3MIX_INPUT_2_SOURCE 0x892
- #define ARIZONA_EQ3MIX_INPUT_2_VOLUME 0x893
- #define ARIZONA_EQ3MIX_INPUT_3_SOURCE 0x894
- #define ARIZONA_EQ3MIX_INPUT_3_VOLUME 0x895
- #define ARIZONA_EQ3MIX_INPUT_4_SOURCE 0x896
- #define ARIZONA_EQ3MIX_INPUT_4_VOLUME 0x897
- #define ARIZONA_EQ4MIX_INPUT_1_SOURCE 0x898
- #define ARIZONA_EQ4MIX_INPUT_1_VOLUME 0x899
- #define ARIZONA_EQ4MIX_INPUT_2_SOURCE 0x89A
- #define ARIZONA_EQ4MIX_INPUT_2_VOLUME 0x89B
- #define ARIZONA_EQ4MIX_INPUT_3_SOURCE 0x89C
- #define ARIZONA_EQ4MIX_INPUT_3_VOLUME 0x89D
- #define ARIZONA_EQ4MIX_INPUT_4_SOURCE 0x89E
- #define ARIZONA_EQ4MIX_INPUT_4_VOLUME 0x89F
- #define ARIZONA_DRC1LMIX_INPUT_1_SOURCE 0x8C0
- #define ARIZONA_DRC1LMIX_INPUT_1_VOLUME 0x8C1
- #define ARIZONA_DRC1LMIX_INPUT_2_SOURCE 0x8C2
- #define ARIZONA_DRC1LMIX_INPUT_2_VOLUME 0x8C3
- #define ARIZONA_DRC1LMIX_INPUT_3_SOURCE 0x8C4
- #define ARIZONA_DRC1LMIX_INPUT_3_VOLUME 0x8C5
- #define ARIZONA_DRC1LMIX_INPUT_4_SOURCE 0x8C6
- #define ARIZONA_DRC1LMIX_INPUT_4_VOLUME 0x8C7
- #define ARIZONA_DRC1RMIX_INPUT_1_SOURCE 0x8C8
- #define ARIZONA_DRC1RMIX_INPUT_1_VOLUME 0x8C9
- #define ARIZONA_DRC1RMIX_INPUT_2_SOURCE 0x8CA
- #define ARIZONA_DRC1RMIX_INPUT_2_VOLUME 0x8CB
- #define ARIZONA_DRC1RMIX_INPUT_3_SOURCE 0x8CC
- #define ARIZONA_DRC1RMIX_INPUT_3_VOLUME 0x8CD
- #define ARIZONA_DRC1RMIX_INPUT_4_SOURCE 0x8CE
- #define ARIZONA_DRC1RMIX_INPUT_4_VOLUME 0x8CF
- #define ARIZONA_DRC2LMIX_INPUT_1_SOURCE 0x8D0
- #define ARIZONA_DRC2LMIX_INPUT_1_VOLUME 0x8D1
- #define ARIZONA_DRC2LMIX_INPUT_2_SOURCE 0x8D2
- #define ARIZONA_DRC2LMIX_INPUT_2_VOLUME 0x8D3
- #define ARIZONA_DRC2LMIX_INPUT_3_SOURCE 0x8D4
- #define ARIZONA_DRC2LMIX_INPUT_3_VOLUME 0x8D5
- #define ARIZONA_DRC2LMIX_INPUT_4_SOURCE 0x8D6
- #define ARIZONA_DRC2LMIX_INPUT_4_VOLUME 0x8D7
- #define ARIZONA_DRC2RMIX_INPUT_1_SOURCE 0x8D8
- #define ARIZONA_DRC2RMIX_INPUT_1_VOLUME 0x8D9
- #define ARIZONA_DRC2RMIX_INPUT_2_SOURCE 0x8DA
- #define ARIZONA_DRC2RMIX_INPUT_2_VOLUME 0x8DB
- #define ARIZONA_DRC2RMIX_INPUT_3_SOURCE 0x8DC
- #define ARIZONA_DRC2RMIX_INPUT_3_VOLUME 0x8DD
- #define ARIZONA_DRC2RMIX_INPUT_4_SOURCE 0x8DE
- #define ARIZONA_DRC2RMIX_INPUT_4_VOLUME 0x8DF
- #define ARIZONA_HPLP1MIX_INPUT_1_SOURCE 0x900
- #define ARIZONA_HPLP1MIX_INPUT_1_VOLUME 0x901
- #define ARIZONA_HPLP1MIX_INPUT_2_SOURCE 0x902
- #define ARIZONA_HPLP1MIX_INPUT_2_VOLUME 0x903
- #define ARIZONA_HPLP1MIX_INPUT_3_SOURCE 0x904
- #define ARIZONA_HPLP1MIX_INPUT_3_VOLUME 0x905
- #define ARIZONA_HPLP1MIX_INPUT_4_SOURCE 0x906
- #define ARIZONA_HPLP1MIX_INPUT_4_VOLUME 0x907
- #define ARIZONA_HPLP2MIX_INPUT_1_SOURCE 0x908
- #define ARIZONA_HPLP2MIX_INPUT_1_VOLUME 0x909
- #define ARIZONA_HPLP2MIX_INPUT_2_SOURCE 0x90A
- #define ARIZONA_HPLP2MIX_INPUT_2_VOLUME 0x90B
- #define ARIZONA_HPLP2MIX_INPUT_3_SOURCE 0x90C
- #define ARIZONA_HPLP2MIX_INPUT_3_VOLUME 0x90D
- #define ARIZONA_HPLP2MIX_INPUT_4_SOURCE 0x90E
- #define ARIZONA_HPLP2MIX_INPUT_4_VOLUME 0x90F
- #define ARIZONA_HPLP3MIX_INPUT_1_SOURCE 0x910
- #define ARIZONA_HPLP3MIX_INPUT_1_VOLUME 0x911
- #define ARIZONA_HPLP3MIX_INPUT_2_SOURCE 0x912
- #define ARIZONA_HPLP3MIX_INPUT_2_VOLUME 0x913
- #define ARIZONA_HPLP3MIX_INPUT_3_SOURCE 0x914
- #define ARIZONA_HPLP3MIX_INPUT_3_VOLUME 0x915
- #define ARIZONA_HPLP3MIX_INPUT_4_SOURCE 0x916
- #define ARIZONA_HPLP3MIX_INPUT_4_VOLUME 0x917
- #define ARIZONA_HPLP4MIX_INPUT_1_SOURCE 0x918
- #define ARIZONA_HPLP4MIX_INPUT_1_VOLUME 0x919
- #define ARIZONA_HPLP4MIX_INPUT_2_SOURCE 0x91A
- #define ARIZONA_HPLP4MIX_INPUT_2_VOLUME 0x91B
- #define ARIZONA_HPLP4MIX_INPUT_3_SOURCE 0x91C
- #define ARIZONA_HPLP4MIX_INPUT_3_VOLUME 0x91D
- #define ARIZONA_HPLP4MIX_INPUT_4_SOURCE 0x91E
- #define ARIZONA_HPLP4MIX_INPUT_4_VOLUME 0x91F
- #define ARIZONA_DSP1LMIX_INPUT_1_SOURCE 0x940
- #define ARIZONA_DSP1LMIX_INPUT_1_VOLUME 0x941
- #define ARIZONA_DSP1LMIX_INPUT_2_SOURCE 0x942
- #define ARIZONA_DSP1LMIX_INPUT_2_VOLUME 0x943
- #define ARIZONA_DSP1LMIX_INPUT_3_SOURCE 0x944
- #define ARIZONA_DSP1LMIX_INPUT_3_VOLUME 0x945
- #define ARIZONA_DSP1LMIX_INPUT_4_SOURCE 0x946
- #define ARIZONA_DSP1LMIX_INPUT_4_VOLUME 0x947
- #define ARIZONA_DSP1RMIX_INPUT_1_SOURCE 0x948
- #define ARIZONA_DSP1RMIX_INPUT_1_VOLUME 0x949
- #define ARIZONA_DSP1RMIX_INPUT_2_SOURCE 0x94A
- #define ARIZONA_DSP1RMIX_INPUT_2_VOLUME 0x94B
- #define ARIZONA_DSP1RMIX_INPUT_3_SOURCE 0x94C
- #define ARIZONA_DSP1RMIX_INPUT_3_VOLUME 0x94D
- #define ARIZONA_DSP1RMIX_INPUT_4_SOURCE 0x94E
- #define ARIZONA_DSP1RMIX_INPUT_4_VOLUME 0x94F
- #define ARIZONA_DSP1AUX1MIX_INPUT_1_SOURCE 0x950
- #define ARIZONA_DSP1AUX2MIX_INPUT_1_SOURCE 0x958
- #define ARIZONA_DSP1AUX3MIX_INPUT_1_SOURCE 0x960
- #define ARIZONA_DSP1AUX4MIX_INPUT_1_SOURCE 0x968
- #define ARIZONA_DSP1AUX5MIX_INPUT_1_SOURCE 0x970
- #define ARIZONA_DSP1AUX6MIX_INPUT_1_SOURCE 0x978
- #define ARIZONA_DSP2LMIX_INPUT_1_SOURCE 0x980
- #define ARIZONA_DSP2LMIX_INPUT_1_VOLUME 0x981
- #define ARIZONA_DSP2LMIX_INPUT_2_SOURCE 0x982
- #define ARIZONA_DSP2LMIX_INPUT_2_VOLUME 0x983
- #define ARIZONA_DSP2LMIX_INPUT_3_SOURCE 0x984
- #define ARIZONA_DSP2LMIX_INPUT_3_VOLUME 0x985
- #define ARIZONA_DSP2LMIX_INPUT_4_SOURCE 0x986
- #define ARIZONA_DSP2LMIX_INPUT_4_VOLUME 0x987
- #define ARIZONA_DSP2RMIX_INPUT_1_SOURCE 0x988
- #define ARIZONA_DSP2RMIX_INPUT_1_VOLUME 0x989
- #define ARIZONA_DSP2RMIX_INPUT_2_SOURCE 0x98A
- #define ARIZONA_DSP2RMIX_INPUT_2_VOLUME 0x98B
- #define ARIZONA_DSP2RMIX_INPUT_3_SOURCE 0x98C
- #define ARIZONA_DSP2RMIX_INPUT_3_VOLUME 0x98D
- #define ARIZONA_DSP2RMIX_INPUT_4_SOURCE 0x98E
- #define ARIZONA_DSP2RMIX_INPUT_4_VOLUME 0x98F
- #define ARIZONA_DSP2AUX1MIX_INPUT_1_SOURCE 0x990
- #define ARIZONA_DSP2AUX2MIX_INPUT_1_SOURCE 0x998
- #define ARIZONA_DSP2AUX3MIX_INPUT_1_SOURCE 0x9A0
- #define ARIZONA_DSP2AUX4MIX_INPUT_1_SOURCE 0x9A8
- #define ARIZONA_DSP2AUX5MIX_INPUT_1_SOURCE 0x9B0
- #define ARIZONA_DSP2AUX6MIX_INPUT_1_SOURCE 0x9B8
- #define ARIZONA_DSP3LMIX_INPUT_1_SOURCE 0x9C0
- #define ARIZONA_DSP3LMIX_INPUT_1_VOLUME 0x9C1
- #define ARIZONA_DSP3LMIX_INPUT_2_SOURCE 0x9C2
- #define ARIZONA_DSP3LMIX_INPUT_2_VOLUME 0x9C3
- #define ARIZONA_DSP3LMIX_INPUT_3_SOURCE 0x9C4
- #define ARIZONA_DSP3LMIX_INPUT_3_VOLUME 0x9C5
- #define ARIZONA_DSP3LMIX_INPUT_4_SOURCE 0x9C6
- #define ARIZONA_DSP3LMIX_INPUT_4_VOLUME 0x9C7
- #define ARIZONA_DSP3RMIX_INPUT_1_SOURCE 0x9C8
- #define ARIZONA_DSP3RMIX_INPUT_1_VOLUME 0x9C9
- #define ARIZONA_DSP3RMIX_INPUT_2_SOURCE 0x9CA
- #define ARIZONA_DSP3RMIX_INPUT_2_VOLUME 0x9CB
- #define ARIZONA_DSP3RMIX_INPUT_3_SOURCE 0x9CC
- #define ARIZONA_DSP3RMIX_INPUT_3_VOLUME 0x9CD
- #define ARIZONA_DSP3RMIX_INPUT_4_SOURCE 0x9CE
- #define ARIZONA_DSP3RMIX_INPUT_4_VOLUME 0x9CF
- #define ARIZONA_DSP3AUX1MIX_INPUT_1_SOURCE 0x9D0
- #define ARIZONA_DSP3AUX2MIX_INPUT_1_SOURCE 0x9D8
- #define ARIZONA_DSP3AUX3MIX_INPUT_1_SOURCE 0x9E0
- #define ARIZONA_DSP3AUX4MIX_INPUT_1_SOURCE 0x9E8
- #define ARIZONA_DSP3AUX5MIX_INPUT_1_SOURCE 0x9F0
- #define ARIZONA_DSP3AUX6MIX_INPUT_1_SOURCE 0x9F8
- #define ARIZONA_DSP4LMIX_INPUT_1_SOURCE 0xA00
- #define ARIZONA_DSP4LMIX_INPUT_1_VOLUME 0xA01
- #define ARIZONA_DSP4LMIX_INPUT_2_SOURCE 0xA02
- #define ARIZONA_DSP4LMIX_INPUT_2_VOLUME 0xA03
- #define ARIZONA_DSP4LMIX_INPUT_3_SOURCE 0xA04
- #define ARIZONA_DSP4LMIX_INPUT_3_VOLUME 0xA05
- #define ARIZONA_DSP4LMIX_INPUT_4_SOURCE 0xA06
- #define ARIZONA_DSP4LMIX_INPUT_4_VOLUME 0xA07
- #define ARIZONA_DSP4RMIX_INPUT_1_SOURCE 0xA08
- #define ARIZONA_DSP4RMIX_INPUT_1_VOLUME 0xA09
- #define ARIZONA_DSP4RMIX_INPUT_2_SOURCE 0xA0A
- #define ARIZONA_DSP4RMIX_INPUT_2_VOLUME 0xA0B
- #define ARIZONA_DSP4RMIX_INPUT_3_SOURCE 0xA0C
- #define ARIZONA_DSP4RMIX_INPUT_3_VOLUME 0xA0D
- #define ARIZONA_DSP4RMIX_INPUT_4_SOURCE 0xA0E
- #define ARIZONA_DSP4RMIX_INPUT_4_VOLUME 0xA0F
- #define ARIZONA_DSP4AUX1MIX_INPUT_1_SOURCE 0xA10
- #define ARIZONA_DSP4AUX2MIX_INPUT_1_SOURCE 0xA18
- #define ARIZONA_DSP4AUX3MIX_INPUT_1_SOURCE 0xA20
- #define ARIZONA_DSP4AUX4MIX_INPUT_1_SOURCE 0xA28
- #define ARIZONA_DSP4AUX5MIX_INPUT_1_SOURCE 0xA30
- #define ARIZONA_DSP4AUX6MIX_INPUT_1_SOURCE 0xA38
- #define ARIZONA_ASRC1LMIX_INPUT_1_SOURCE 0xA80
- #define ARIZONA_ASRC1RMIX_INPUT_1_SOURCE 0xA88
- #define ARIZONA_ASRC2LMIX_INPUT_1_SOURCE 0xA90
- #define ARIZONA_ASRC2RMIX_INPUT_1_SOURCE 0xA98
- #define ARIZONA_ISRC1DEC1MIX_INPUT_1_SOURCE 0xB00
- #define ARIZONA_ISRC1DEC2MIX_INPUT_1_SOURCE 0xB08
- #define ARIZONA_ISRC1DEC3MIX_INPUT_1_SOURCE 0xB10
- #define ARIZONA_ISRC1DEC4MIX_INPUT_1_SOURCE 0xB18
- #define ARIZONA_ISRC1INT1MIX_INPUT_1_SOURCE 0xB20
- #define ARIZONA_ISRC1INT2MIX_INPUT_1_SOURCE 0xB28
- #define ARIZONA_ISRC1INT3MIX_INPUT_1_SOURCE 0xB30
- #define ARIZONA_ISRC1INT4MIX_INPUT_1_SOURCE 0xB38
- #define ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE 0xB40
- #define ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE 0xB48
- #define ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE 0xB60
- #define ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE 0xB68
- #define ARIZONA_ISRC1INT3MIX_INPUT_1_SOURCE 0xB30
- #define ARIZONA_ISRC1INT4MIX_INPUT_1_SOURCE 0xB38
- #define ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE 0xB40
- #define ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE 0xB48
- #define ARIZONA_ISRC2DEC3MIX_INPUT_1_SOURCE 0xB50
- #define ARIZONA_ISRC2DEC4MIX_INPUT_1_SOURCE 0xB58
- #define ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE 0xB60
- #define ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE 0xB68
- #define ARIZONA_ISRC2INT3MIX_INPUT_1_SOURCE 0xB70
- #define ARIZONA_ISRC2INT4MIX_INPUT_1_SOURCE 0xB78
- #define ARIZONA_ISRC3DEC1MIX_INPUT_1_SOURCE 0xB80
- #define ARIZONA_ISRC3DEC2MIX_INPUT_1_SOURCE 0xB88
- #define ARIZONA_ISRC3DEC3MIX_INPUT_1_SOURCE 0xB90
- #define ARIZONA_ISRC3DEC4MIX_INPUT_1_SOURCE 0xB98
- #define ARIZONA_ISRC3INT1MIX_INPUT_1_SOURCE 0xBA0
- #define ARIZONA_ISRC3INT2MIX_INPUT_1_SOURCE 0xBA8
- #define ARIZONA_ISRC3INT3MIX_INPUT_1_SOURCE 0xBB0
- #define ARIZONA_ISRC3INT4MIX_INPUT_1_SOURCE 0xBB8
- #define ARIZONA_GPIO1_CTRL 0xC00
- #define ARIZONA_GPIO2_CTRL 0xC01
- #define ARIZONA_GPIO3_CTRL 0xC02
- #define ARIZONA_GPIO4_CTRL 0xC03
- #define ARIZONA_GPIO5_CTRL 0xC04
- #define ARIZONA_IRQ_CTRL_1 0xC0F
- #define ARIZONA_GPIO_DEBOUNCE_CONFIG 0xC10
- #define ARIZONA_MISC_PAD_CTRL_1 0xC20
- #define ARIZONA_MISC_PAD_CTRL_2 0xC21
- #define ARIZONA_MISC_PAD_CTRL_3 0xC22
- #define ARIZONA_MISC_PAD_CTRL_4 0xC23
- #define ARIZONA_MISC_PAD_CTRL_5 0xC24
- #define ARIZONA_MISC_PAD_CTRL_6 0xC25
- #define ARIZONA_MISC_PAD_CTRL_7 0xC30
- #define ARIZONA_MISC_PAD_CTRL_8 0xC31
- #define ARIZONA_MISC_PAD_CTRL_9 0xC32
- #define ARIZONA_MISC_PAD_CTRL_10 0xC33
- #define ARIZONA_MISC_PAD_CTRL_11 0xC34
- #define ARIZONA_MISC_PAD_CTRL_12 0xC35
- #define ARIZONA_MISC_PAD_CTRL_13 0xC36
- #define ARIZONA_MISC_PAD_CTRL_14 0xC37
- #define ARIZONA_MISC_PAD_CTRL_15 0xC38
- #define ARIZONA_MISC_PAD_CTRL_16 0xC39
- #define ARIZONA_MISC_PAD_CTRL_17 0xC3A
- #define ARIZONA_MISC_PAD_CTRL_18 0xC3B
- #define ARIZONA_INTERRUPT_STATUS_1 0xD00
- #define ARIZONA_INTERRUPT_STATUS_2 0xD01
- #define ARIZONA_INTERRUPT_STATUS_3 0xD02
- #define ARIZONA_INTERRUPT_STATUS_4 0xD03
- #define ARIZONA_INTERRUPT_STATUS_5 0xD04
- #define ARIZONA_INTERRUPT_STATUS_1_MASK 0xD08
- #define ARIZONA_INTERRUPT_STATUS_2_MASK 0xD09
- #define ARIZONA_INTERRUPT_STATUS_3_MASK 0xD0A
- #define ARIZONA_INTERRUPT_STATUS_4_MASK 0xD0B
- #define ARIZONA_INTERRUPT_STATUS_5_MASK 0xD0C
- #define ARIZONA_INTERRUPT_CONTROL 0xD0F
- #define ARIZONA_IRQ2_STATUS_1 0xD10
- #define ARIZONA_IRQ2_STATUS_2 0xD11
- #define ARIZONA_IRQ2_STATUS_3 0xD12
- #define ARIZONA_IRQ2_STATUS_4 0xD13
- #define ARIZONA_IRQ2_STATUS_5 0xD14
- #define ARIZONA_IRQ2_STATUS_1_MASK 0xD18
- #define ARIZONA_IRQ2_STATUS_2_MASK 0xD19
- #define ARIZONA_IRQ2_STATUS_3_MASK 0xD1A
- #define ARIZONA_IRQ2_STATUS_4_MASK 0xD1B
- #define ARIZONA_IRQ2_STATUS_5_MASK 0xD1C
- #define ARIZONA_IRQ2_CONTROL 0xD1F
- #define ARIZONA_INTERRUPT_RAW_STATUS_2 0xD20
- #define ARIZONA_INTERRUPT_RAW_STATUS_3 0xD21
- #define ARIZONA_INTERRUPT_RAW_STATUS_4 0xD22
- #define ARIZONA_INTERRUPT_RAW_STATUS_5 0xD23
- #define ARIZONA_INTERRUPT_RAW_STATUS_6 0xD24
- #define ARIZONA_INTERRUPT_RAW_STATUS_7 0xD25
- #define ARIZONA_INTERRUPT_RAW_STATUS_8 0xD26
- #define ARIZONA_IRQ_PIN_STATUS 0xD40
- #define ARIZONA_ADSP2_IRQ0 0xD41
- #define ARIZONA_AOD_WKUP_AND_TRIG 0xD50
- #define ARIZONA_AOD_IRQ1 0xD51
- #define ARIZONA_AOD_IRQ2 0xD52
- #define ARIZONA_AOD_IRQ_MASK_IRQ1 0xD53
- #define ARIZONA_AOD_IRQ_MASK_IRQ2 0xD54
- #define ARIZONA_AOD_IRQ_RAW_STATUS 0xD55
- #define ARIZONA_JACK_DETECT_DEBOUNCE 0xD56
- #define ARIZONA_FX_CTRL1 0xE00
- #define ARIZONA_FX_CTRL2 0xE01
- #define ARIZONA_EQ1_1 0xE10
- #define ARIZONA_EQ1_2 0xE11
- #define ARIZONA_EQ1_3 0xE12
- #define ARIZONA_EQ1_4 0xE13
- #define ARIZONA_EQ1_5 0xE14
- #define ARIZONA_EQ1_6 0xE15
- #define ARIZONA_EQ1_7 0xE16
- #define ARIZONA_EQ1_8 0xE17
- #define ARIZONA_EQ1_9 0xE18
- #define ARIZONA_EQ1_10 0xE19
- #define ARIZONA_EQ1_11 0xE1A
- #define ARIZONA_EQ1_12 0xE1B
- #define ARIZONA_EQ1_13 0xE1C
- #define ARIZONA_EQ1_14 0xE1D
- #define ARIZONA_EQ1_15 0xE1E
- #define ARIZONA_EQ1_16 0xE1F
- #define ARIZONA_EQ1_17 0xE20
- #define ARIZONA_EQ1_18 0xE21
- #define ARIZONA_EQ1_19 0xE22
- #define ARIZONA_EQ1_20 0xE23
- #define ARIZONA_EQ1_21 0xE24
- #define ARIZONA_EQ2_1 0xE26
- #define ARIZONA_EQ2_2 0xE27
- #define ARIZONA_EQ2_3 0xE28
- #define ARIZONA_EQ2_4 0xE29
- #define ARIZONA_EQ2_5 0xE2A
- #define ARIZONA_EQ2_6 0xE2B
- #define ARIZONA_EQ2_7 0xE2C
- #define ARIZONA_EQ2_8 0xE2D
- #define ARIZONA_EQ2_9 0xE2E
- #define ARIZONA_EQ2_10 0xE2F
- #define ARIZONA_EQ2_11 0xE30
- #define ARIZONA_EQ2_12 0xE31
- #define ARIZONA_EQ2_13 0xE32
- #define ARIZONA_EQ2_14 0xE33
- #define ARIZONA_EQ2_15 0xE34
- #define ARIZONA_EQ2_16 0xE35
- #define ARIZONA_EQ2_17 0xE36
- #define ARIZONA_EQ2_18 0xE37
- #define ARIZONA_EQ2_19 0xE38
- #define ARIZONA_EQ2_20 0xE39
- #define ARIZONA_EQ2_21 0xE3A
- #define ARIZONA_EQ3_1 0xE3C
- #define ARIZONA_EQ3_2 0xE3D
- #define ARIZONA_EQ3_3 0xE3E
- #define ARIZONA_EQ3_4 0xE3F
- #define ARIZONA_EQ3_5 0xE40
- #define ARIZONA_EQ3_6 0xE41
- #define ARIZONA_EQ3_7 0xE42
- #define ARIZONA_EQ3_8 0xE43
- #define ARIZONA_EQ3_9 0xE44
- #define ARIZONA_EQ3_10 0xE45
- #define ARIZONA_EQ3_11 0xE46
- #define ARIZONA_EQ3_12 0xE47
- #define ARIZONA_EQ3_13 0xE48
- #define ARIZONA_EQ3_14 0xE49
- #define ARIZONA_EQ3_15 0xE4A
- #define ARIZONA_EQ3_16 0xE4B
- #define ARIZONA_EQ3_17 0xE4C
- #define ARIZONA_EQ3_18 0xE4D
- #define ARIZONA_EQ3_19 0xE4E
- #define ARIZONA_EQ3_20 0xE4F
- #define ARIZONA_EQ3_21 0xE50
- #define ARIZONA_EQ4_1 0xE52
- #define ARIZONA_EQ4_2 0xE53
- #define ARIZONA_EQ4_3 0xE54
- #define ARIZONA_EQ4_4 0xE55
- #define ARIZONA_EQ4_5 0xE56
- #define ARIZONA_EQ4_6 0xE57
- #define ARIZONA_EQ4_7 0xE58
- #define ARIZONA_EQ4_8 0xE59
- #define ARIZONA_EQ4_9 0xE5A
- #define ARIZONA_EQ4_10 0xE5B
- #define ARIZONA_EQ4_11 0xE5C
- #define ARIZONA_EQ4_12 0xE5D
- #define ARIZONA_EQ4_13 0xE5E
- #define ARIZONA_EQ4_14 0xE5F
- #define ARIZONA_EQ4_15 0xE60
- #define ARIZONA_EQ4_16 0xE61
- #define ARIZONA_EQ4_17 0xE62
- #define ARIZONA_EQ4_18 0xE63
- #define ARIZONA_EQ4_19 0xE64
- #define ARIZONA_EQ4_20 0xE65
- #define ARIZONA_EQ4_21 0xE66
- #define ARIZONA_DRC1_CTRL1 0xE80
- #define ARIZONA_DRC1_CTRL2 0xE81
- #define ARIZONA_DRC1_CTRL3 0xE82
- #define ARIZONA_DRC1_CTRL4 0xE83
- #define ARIZONA_DRC1_CTRL5 0xE84
- #define ARIZONA_DRC2_CTRL1 0xE89
- #define ARIZONA_DRC2_CTRL2 0xE8A
- #define ARIZONA_DRC2_CTRL3 0xE8B
- #define ARIZONA_DRC2_CTRL4 0xE8C
- #define ARIZONA_DRC2_CTRL5 0xE8D
- #define ARIZONA_HPLPF1_1 0xEC0
- #define ARIZONA_HPLPF1_2 0xEC1
- #define ARIZONA_HPLPF2_1 0xEC4
- #define ARIZONA_HPLPF2_2 0xEC5
- #define ARIZONA_HPLPF3_1 0xEC8
- #define ARIZONA_HPLPF3_2 0xEC9
- #define ARIZONA_HPLPF4_1 0xECC
- #define ARIZONA_HPLPF4_2 0xECD
- #define ARIZONA_ASRC_ENABLE 0xEE0
- #define ARIZONA_ASRC_STATUS 0xEE1
- #define ARIZONA_ASRC_RATE1 0xEE2
- #define ARIZONA_ASRC_RATE2 0xEE3
- #define ARIZONA_ISRC_1_CTRL_1 0xEF0
- #define ARIZONA_ISRC_1_CTRL_2 0xEF1
- #define ARIZONA_ISRC_1_CTRL_3 0xEF2
- #define ARIZONA_ISRC_2_CTRL_1 0xEF3
- #define ARIZONA_ISRC_2_CTRL_2 0xEF4
- #define ARIZONA_ISRC_2_CTRL_3 0xEF5
- #define ARIZONA_ISRC_3_CTRL_1 0xEF6
- #define ARIZONA_ISRC_3_CTRL_2 0xEF7
- #define ARIZONA_ISRC_3_CTRL_3 0xEF8
- #define ARIZONA_CLOCK_CONTROL 0xF00
- #define ARIZONA_ANC_SRC 0xF01
- #define ARIZONA_DSP_STATUS 0xF02
- #define ARIZONA_DSP1_CONTROL_1 0x1100
- #define ARIZONA_DSP1_CLOCKING_1 0x1101
- #define ARIZONA_DSP1_STATUS_1 0x1104
- #define ARIZONA_DSP1_STATUS_2 0x1105
- #define ARIZONA_DSP1_STATUS_3 0x1106
- #define ARIZONA_DSP1_SCRATCH_0 0x1140
- #define ARIZONA_DSP1_SCRATCH_1 0x1141
- #define ARIZONA_DSP1_SCRATCH_2 0x1142
- #define ARIZONA_DSP1_SCRATCH_3 0x1143
- #define ARIZONA_DSP2_CONTROL_1 0x1200
- #define ARIZONA_DSP2_CLOCKING_1 0x1201
- #define ARIZONA_DSP2_STATUS_1 0x1204
- #define ARIZONA_DSP2_STATUS_2 0x1205
- #define ARIZONA_DSP2_SCRATCH_0 0x1240
- #define ARIZONA_DSP2_SCRATCH_1 0x1241
- #define ARIZONA_DSP2_SCRATCH_2 0x1242
- #define ARIZONA_DSP2_SCRATCH_3 0x1243
- #define ARIZONA_DSP3_CONTROL_1 0x1300
- #define ARIZONA_DSP3_CLOCKING_1 0x1301
- #define ARIZONA_DSP3_STATUS_1 0x1304
- #define ARIZONA_DSP3_STATUS_2 0x1305
- #define ARIZONA_DSP3_SCRATCH_0 0x1340
- #define ARIZONA_DSP3_SCRATCH_1 0x1341
- #define ARIZONA_DSP3_SCRATCH_2 0x1342
- #define ARIZONA_DSP3_SCRATCH_3 0x1343
- #define ARIZONA_DSP4_CONTROL_1 0x1400
- #define ARIZONA_DSP4_CLOCKING_1 0x1401
- #define ARIZONA_DSP4_STATUS_1 0x1404
- #define ARIZONA_DSP4_STATUS_2 0x1405
- #define ARIZONA_DSP4_SCRATCH_0 0x1440
- #define ARIZONA_DSP4_SCRATCH_1 0x1441
- #define ARIZONA_DSP4_SCRATCH_2 0x1442
- #define ARIZONA_DSP4_SCRATCH_3 0x1443
- /*
- * Field Definitions.
- */
- /*
- * R0 (0x00) - software reset
- */
- #define ARIZONA_SW_RST_DEV_ID1_MASK 0xFFFF /* SW_RST_DEV_ID1 - [15:0] */
- #define ARIZONA_SW_RST_DEV_ID1_SHIFT 0 /* SW_RST_DEV_ID1 - [15:0] */
- #define ARIZONA_SW_RST_DEV_ID1_WIDTH 16 /* SW_RST_DEV_ID1 - [15:0] */
- /*
- * R1 (0x01) - Device Revision
- */
- #define ARIZONA_DEVICE_REVISION_MASK 0x00FF /* DEVICE_REVISION - [7:0] */
- #define ARIZONA_DEVICE_REVISION_SHIFT 0 /* DEVICE_REVISION - [7:0] */
- #define ARIZONA_DEVICE_REVISION_WIDTH 8 /* DEVICE_REVISION - [7:0] */
- /*
- * R8 (0x08) - Ctrl IF SPI CFG 1
- */
- #define ARIZONA_SPI_CFG 0x0010 /* SPI_CFG */
- #define ARIZONA_SPI_CFG_MASK 0x0010 /* SPI_CFG */
- #define ARIZONA_SPI_CFG_SHIFT 4 /* SPI_CFG */
- #define ARIZONA_SPI_CFG_WIDTH 1 /* SPI_CFG */
- #define ARIZONA_SPI_4WIRE 0x0008 /* SPI_4WIRE */
- #define ARIZONA_SPI_4WIRE_MASK 0x0008 /* SPI_4WIRE */
- #define ARIZONA_SPI_4WIRE_SHIFT 3 /* SPI_4WIRE */
- #define ARIZONA_SPI_4WIRE_WIDTH 1 /* SPI_4WIRE */
- #define ARIZONA_SPI_AUTO_INC_MASK 0x0003 /* SPI_AUTO_INC - [1:0] */
- #define ARIZONA_SPI_AUTO_INC_SHIFT 0 /* SPI_AUTO_INC - [1:0] */
- #define ARIZONA_SPI_AUTO_INC_WIDTH 2 /* SPI_AUTO_INC - [1:0] */
- /*
- * R9 (0x09) - Ctrl IF I2C1 CFG 1
- */
- #define ARIZONA_I2C1_AUTO_INC_MASK 0x0003 /* I2C1_AUTO_INC - [1:0] */
- #define ARIZONA_I2C1_AUTO_INC_SHIFT 0 /* I2C1_AUTO_INC - [1:0] */
- #define ARIZONA_I2C1_AUTO_INC_WIDTH 2 /* I2C1_AUTO_INC - [1:0] */
- /*
- * R13 (0x0D) - Ctrl IF Status 1
- */
- #define ARIZONA_I2C1_BUSY 0x0020 /* I2C1_BUSY */
- #define ARIZONA_I2C1_BUSY_MASK 0x0020 /* I2C1_BUSY */
- #define ARIZONA_I2C1_BUSY_SHIFT 5 /* I2C1_BUSY */
- #define ARIZONA_I2C1_BUSY_WIDTH 1 /* I2C1_BUSY */
- #define ARIZONA_SPI_BUSY 0x0010 /* SPI_BUSY */
- #define ARIZONA_SPI_BUSY_MASK 0x0010 /* SPI_BUSY */
- #define ARIZONA_SPI_BUSY_SHIFT 4 /* SPI_BUSY */
- #define ARIZONA_SPI_BUSY_WIDTH 1 /* SPI_BUSY */
- /*
- * R22 (0x16) - Write Sequencer Ctrl 0
- */
- #define ARIZONA_WSEQ_ABORT 0x0800 /* WSEQ_ABORT */
- #define ARIZONA_WSEQ_ABORT_MASK 0x0800 /* WSEQ_ABORT */
- #define ARIZONA_WSEQ_ABORT_SHIFT 11 /* WSEQ_ABORT */
- #define ARIZONA_WSEQ_ABORT_WIDTH 1 /* WSEQ_ABORT */
- #define ARIZONA_WSEQ_START 0x0400 /* WSEQ_START */
- #define ARIZONA_WSEQ_START_MASK 0x0400 /* WSEQ_START */
- #define ARIZONA_WSEQ_START_SHIFT 10 /* WSEQ_START */
- #define ARIZONA_WSEQ_START_WIDTH 1 /* WSEQ_START */
- #define ARIZONA_WSEQ_ENA 0x0200 /* WSEQ_ENA */
- #define ARIZONA_WSEQ_ENA_MASK 0x0200 /* WSEQ_ENA */
- #define ARIZONA_WSEQ_ENA_SHIFT 9 /* WSEQ_ENA */
- #define ARIZONA_WSEQ_ENA_WIDTH 1 /* WSEQ_ENA */
- #define ARIZONA_WSEQ_START_INDEX_MASK 0x01FF /* WSEQ_START_INDEX - [8:0] */
- #define ARIZONA_WSEQ_START_INDEX_SHIFT 0 /* WSEQ_START_INDEX - [8:0] */
- #define ARIZONA_WSEQ_START_INDEX_WIDTH 9 /* WSEQ_START_INDEX - [8:0] */
- /*
- * R23 (0x17) - Write Sequencer Ctrl 1
- */
- #define ARIZONA_WSEQ_BUSY 0x0200 /* WSEQ_BUSY */
- #define ARIZONA_WSEQ_BUSY_MASK 0x0200 /* WSEQ_BUSY */
- #define ARIZONA_WSEQ_BUSY_SHIFT 9 /* WSEQ_BUSY */
- #define ARIZONA_WSEQ_BUSY_WIDTH 1 /* WSEQ_BUSY */
- #define ARIZONA_WSEQ_CURRENT_INDEX_MASK 0x01FF /* WSEQ_CURRENT_INDEX - [8:0] */
- #define ARIZONA_WSEQ_CURRENT_INDEX_SHIFT 0 /* WSEQ_CURRENT_INDEX - [8:0] */
- #define ARIZONA_WSEQ_CURRENT_INDEX_WIDTH 9 /* WSEQ_CURRENT_INDEX - [8:0] */
- /*
- * R24 (0x18) - Write Sequencer Ctrl 2
- */
- #define ARIZONA_LOAD_DEFAULTS 0x0002 /* LOAD_DEFAULTS */
- #define ARIZONA_LOAD_DEFAULTS_MASK 0x0002 /* LOAD_DEFAULTS */
- #define ARIZONA_LOAD_DEFAULTS_SHIFT 1 /* LOAD_DEFAULTS */
- #define ARIZONA_LOAD_DEFAULTS_WIDTH 1 /* LOAD_DEFAULTS */
- #define ARIZONA_WSEQ_LOAD_MEM 0x0001 /* WSEQ_LOAD_MEM */
- #define ARIZONA_WSEQ_LOAD_MEM_MASK 0x0001 /* WSEQ_LOAD_MEM */
- #define ARIZONA_WSEQ_LOAD_MEM_SHIFT 0 /* WSEQ_LOAD_MEM */
- #define ARIZONA_WSEQ_LOAD_MEM_WIDTH 1 /* WSEQ_LOAD_MEM */
- /*
- * R26 (0x1A) - Write Sequencer PROM
- */
- #define ARIZONA_WSEQ_OTP_WRITE 0x0001 /* WSEQ_OTP_WRITE */
- #define ARIZONA_WSEQ_OTP_WRITE_MASK 0x0001 /* WSEQ_OTP_WRITE */
- #define ARIZONA_WSEQ_OTP_WRITE_SHIFT 0 /* WSEQ_OTP_WRITE */
- #define ARIZONA_WSEQ_OTP_WRITE_WIDTH 1 /* WSEQ_OTP_WRITE */
- /*
- * R32 (0x20) - Tone Generator 1
- */
- #define ARIZONA_TONE_RATE_MASK 0x7800 /* TONE_RATE - [14:11] */
- #define ARIZONA_TONE_RATE_SHIFT 11 /* TONE_RATE - [14:11] */
- #define ARIZONA_TONE_RATE_WIDTH 4 /* TONE_RATE - [14:11] */
- #define ARIZONA_TONE_OFFSET_MASK 0x0300 /* TONE_OFFSET - [9:8] */
- #define ARIZONA_TONE_OFFSET_SHIFT 8 /* TONE_OFFSET - [9:8] */
- #define ARIZONA_TONE_OFFSET_WIDTH 2 /* TONE_OFFSET - [9:8] */
- #define ARIZONA_TONE2_OVD 0x0020 /* TONE2_OVD */
- #define ARIZONA_TONE2_OVD_MASK 0x0020 /* TONE2_OVD */
- #define ARIZONA_TONE2_OVD_SHIFT 5 /* TONE2_OVD */
- #define ARIZONA_TONE2_OVD_WIDTH 1 /* TONE2_OVD */
- #define ARIZONA_TONE1_OVD 0x0010 /* TONE1_OVD */
- #define ARIZONA_TONE1_OVD_MASK 0x0010 /* TONE1_OVD */
- #define ARIZONA_TONE1_OVD_SHIFT 4 /* TONE1_OVD */
- #define ARIZONA_TONE1_OVD_WIDTH 1 /* TONE1_OVD */
- #define ARIZONA_TONE2_ENA 0x0002 /* TONE2_ENA */
- #define ARIZONA_TONE2_ENA_MASK 0x0002 /* TONE2_ENA */
- #define ARIZONA_TONE2_ENA_SHIFT 1 /* TONE2_ENA */
- #define ARIZONA_TONE2_ENA_WIDTH 1 /* TONE2_ENA */
- #define ARIZONA_TONE1_ENA 0x0001 /* TONE1_ENA */
- #define ARIZONA_TONE1_ENA_MASK 0x0001 /* TONE1_ENA */
- #define ARIZONA_TONE1_ENA_SHIFT 0 /* TONE1_ENA */
- #define ARIZONA_TONE1_ENA_WIDTH 1 /* TONE1_ENA */
- /*
- * R33 (0x21) - Tone Generator 2
- */
- #define ARIZONA_TONE1_LVL_0_MASK 0xFFFF /* TONE1_LVL - [15:0] */
- #define ARIZONA_TONE1_LVL_0_SHIFT 0 /* TONE1_LVL - [15:0] */
- #define ARIZONA_TONE1_LVL_0_WIDTH 16 /* TONE1_LVL - [15:0] */
- /*
- * R34 (0x22) - Tone Generator 3
- */
- #define ARIZONA_TONE1_LVL_MASK 0x00FF /* TONE1_LVL - [7:0] */
- #define ARIZONA_TONE1_LVL_SHIFT 0 /* TONE1_LVL - [7:0] */
- #define ARIZONA_TONE1_LVL_WIDTH 8 /* TONE1_LVL - [7:0] */
- /*
- * R35 (0x23) - Tone Generator 4
- */
- #define ARIZONA_TONE2_LVL_0_MASK 0xFFFF /* TONE2_LVL - [15:0] */
- #define ARIZONA_TONE2_LVL_0_SHIFT 0 /* TONE2_LVL - [15:0] */
- #define ARIZONA_TONE2_LVL_0_WIDTH 16 /* TONE2_LVL - [15:0] */
- /*
- * R36 (0x24) - Tone Generator 5
- */
- #define ARIZONA_TONE2_LVL_MASK 0x00FF /* TONE2_LVL - [7:0] */
- #define ARIZONA_TONE2_LVL_SHIFT 0 /* TONE2_LVL - [7:0] */
- #define ARIZONA_TONE2_LVL_WIDTH 8 /* TONE2_LVL - [7:0] */
- /*
- * R48 (0x30) - PWM Drive 1
- */
- #define ARIZONA_PWM_RATE_MASK 0x7800 /* PWM_RATE - [14:11] */
- #define ARIZONA_PWM_RATE_SHIFT 11 /* PWM_RATE - [14:11] */
- #define ARIZONA_PWM_RATE_WIDTH 4 /* PWM_RATE - [14:11] */
- #define ARIZONA_PWM_CLK_SEL_MASK 0x0700 /* PWM_CLK_SEL - [10:8] */
- #define ARIZONA_PWM_CLK_SEL_SHIFT 8 /* PWM_CLK_SEL - [10:8] */
- #define ARIZONA_PWM_CLK_SEL_WIDTH 3 /* PWM_CLK_SEL - [10:8] */
- #define ARIZONA_PWM2_OVD 0x0020 /* PWM2_OVD */
- #define ARIZONA_PWM2_OVD_MASK 0x0020 /* PWM2_OVD */
- #define ARIZONA_PWM2_OVD_SHIFT 5 /* PWM2_OVD */
- #define ARIZONA_PWM2_OVD_WIDTH 1 /* PWM2_OVD */
- #define ARIZONA_PWM1_OVD 0x0010 /* PWM1_OVD */
- #define ARIZONA_PWM1_OVD_MASK 0x0010 /* PWM1_OVD */
- #define ARIZONA_PWM1_OVD_SHIFT 4 /* PWM1_OVD */
- #define ARIZONA_PWM1_OVD_WIDTH 1 /* PWM1_OVD */
- #define ARIZONA_PWM2_ENA 0x0002 /* PWM2_ENA */
- #define ARIZONA_PWM2_ENA_MASK 0x0002 /* PWM2_ENA */
- #define ARIZONA_PWM2_ENA_SHIFT 1 /* PWM2_ENA */
- #define ARIZONA_PWM2_ENA_WIDTH 1 /* PWM2_ENA */
- #define ARIZONA_PWM1_ENA 0x0001 /* PWM1_ENA */
- #define ARIZONA_PWM1_ENA_MASK 0x0001 /* PWM1_ENA */
- #define ARIZONA_PWM1_ENA_SHIFT 0 /* PWM1_ENA */
- #define ARIZONA_PWM1_ENA_WIDTH 1 /* PWM1_ENA */
- /*
- * R49 (0x31) - PWM Drive 2
- */
- #define ARIZONA_PWM1_LVL_MASK 0x03FF /* PWM1_LVL - [9:0] */
- #define ARIZONA_PWM1_LVL_SHIFT 0 /* PWM1_LVL - [9:0] */
- #define ARIZONA_PWM1_LVL_WIDTH 10 /* PWM1_LVL - [9:0] */
- /*
- * R50 (0x32) - PWM Drive 3
- */
- #define ARIZONA_PWM2_LVL_MASK 0x03FF /* PWM2_LVL - [9:0] */
- #define ARIZONA_PWM2_LVL_SHIFT 0 /* PWM2_LVL - [9:0] */
- #define ARIZONA_PWM2_LVL_WIDTH 10 /* PWM2_LVL - [9:0] */
- /*
- * R64 (0x40) - Wake control
- */
- #define ARIZONA_WKUP_MICD_CLAMP_FALL 0x0080 /* WKUP_MICD_CLAMP_FALL */
- #define ARIZONA_WKUP_MICD_CLAMP_FALL_MASK 0x0080 /* WKUP_MICD_CLAMP_FALL */
- #define ARIZONA_WKUP_MICD_CLAMP_FALL_SHIFT 7 /* WKUP_MICD_CLAMP_FALL */
- #define ARIZONA_WKUP_MICD_CLAMP_FALL_WIDTH 1 /* WKUP_MICD_CLAMP_FALL */
- #define ARIZONA_WKUP_MICD_CLAMP_RISE 0x0040 /* WKUP_MICD_CLAMP_RISE */
- #define ARIZONA_WKUP_MICD_CLAMP_RISE_MASK 0x0040 /* WKUP_MICD_CLAMP_RISE */
- #define ARIZONA_WKUP_MICD_CLAMP_RISE_SHIFT 6 /* WKUP_MICD_CLAMP_RISE */
- #define ARIZONA_WKUP_MICD_CLAMP_RISE_WIDTH 1 /* WKUP_MICD_CLAMP_RISE */
- #define ARIZONA_WKUP_GP5_FALL 0x0020 /* WKUP_GP5_FALL */
- #define ARIZONA_WKUP_GP5_FALL_MASK 0x0020 /* WKUP_GP5_FALL */
- #define ARIZONA_WKUP_GP5_FALL_SHIFT 5 /* WKUP_GP5_FALL */
- #define ARIZONA_WKUP_GP5_FALL_WIDTH 1 /* WKUP_GP5_FALL */
- #define ARIZONA_WKUP_GP5_RISE 0x0010 /* WKUP_GP5_RISE */
- #define ARIZONA_WKUP_GP5_RISE_MASK 0x0010 /* WKUP_GP5_RISE */
- #define ARIZONA_WKUP_GP5_RISE_SHIFT 4 /* WKUP_GP5_RISE */
- #define ARIZONA_WKUP_GP5_RISE_WIDTH 1 /* WKUP_GP5_RISE */
- #define ARIZONA_WKUP_JD1_FALL 0x0008 /* WKUP_JD1_FALL */
- #define ARIZONA_WKUP_JD1_FALL_MASK 0x0008 /* WKUP_JD1_FALL */
- #define ARIZONA_WKUP_JD1_FALL_SHIFT 3 /* WKUP_JD1_FALL */
- #define ARIZONA_WKUP_JD1_FALL_WIDTH 1 /* WKUP_JD1_FALL */
- #define ARIZONA_WKUP_JD1_RISE 0x0004 /* WKUP_JD1_RISE */
- #define ARIZONA_WKUP_JD1_RISE_MASK 0x0004 /* WKUP_JD1_RISE */
- #define ARIZONA_WKUP_JD1_RISE_SHIFT 2 /* WKUP_JD1_RISE */
- #define ARIZONA_WKUP_JD1_RISE_WIDTH 1 /* WKUP_JD1_RISE */
- #define ARIZONA_WKUP_JD2_FALL 0x0002 /* WKUP_JD2_FALL */
- #define ARIZONA_WKUP_JD2_FALL_MASK 0x0002 /* WKUP_JD2_FALL */
- #define ARIZONA_WKUP_JD2_FALL_SHIFT 1 /* WKUP_JD2_FALL */
- #define ARIZONA_WKUP_JD2_FALL_WIDTH 1 /* WKUP_JD2_FALL */
- #define ARIZONA_WKUP_JD2_RISE 0x0001 /* WKUP_JD2_RISE */
- #define ARIZONA_WKUP_JD2_RISE_MASK 0x0001 /* WKUP_JD2_RISE */
- #define ARIZONA_WKUP_JD2_RISE_SHIFT 0 /* WKUP_JD2_RISE */
- #define ARIZONA_WKUP_JD2_RISE_WIDTH 1 /* WKUP_JD2_RISE */
- /*
- * R65 (0x41) - Sequence control
- */
- #define ARIZONA_WSEQ_ENA_GP5_FALL 0x0020 /* WSEQ_ENA_GP5_FALL */
- #define ARIZONA_WSEQ_ENA_GP5_FALL_MASK 0x0020 /* WSEQ_ENA_GP5_FALL */
- #define ARIZONA_WSEQ_ENA_GP5_FALL_SHIFT 5 /* WSEQ_ENA_GP5_FALL */
- #define ARIZONA_WSEQ_ENA_GP5_FALL_WIDTH 1 /* WSEQ_ENA_GP5_FALL */
- #define ARIZONA_WSEQ_ENA_GP5_RISE 0x0010 /* WSEQ_ENA_GP5_RISE */
- #define ARIZONA_WSEQ_ENA_GP5_RISE_MASK 0x0010 /* WSEQ_ENA_GP5_RISE */
- #define ARIZONA_WSEQ_ENA_GP5_RISE_SHIFT 4 /* WSEQ_ENA_GP5_RISE */
- #define ARIZONA_WSEQ_ENA_GP5_RISE_WIDTH 1 /* WSEQ_ENA_GP5_RISE */
- #define ARIZONA_WSEQ_ENA_JD1_FALL 0x0008 /* WSEQ_ENA_JD1_FALL */
- #define ARIZONA_WSEQ_ENA_JD1_FALL_MASK 0x0008 /* WSEQ_ENA_JD1_FALL */
- #define ARIZONA_WSEQ_ENA_JD1_FALL_SHIFT 3 /* WSEQ_ENA_JD1_FALL */
- #define ARIZONA_WSEQ_ENA_JD1_FALL_WIDTH 1 /* WSEQ_ENA_JD1_FALL */
- #define ARIZONA_WSEQ_ENA_JD1_RISE 0x0004 /* WSEQ_ENA_JD1_RISE */
- #define ARIZONA_WSEQ_ENA_JD1_RISE_MASK 0x0004 /* WSEQ_ENA_JD1_RISE */
- #define ARIZONA_WSEQ_ENA_JD1_RISE_SHIFT 2 /* WSEQ_ENA_JD1_RISE */
- #define ARIZONA_WSEQ_ENA_JD1_RISE_WIDTH 1 /* WSEQ_ENA_JD1_RISE */
- #define ARIZONA_WSEQ_ENA_JD2_FALL 0x0002 /* WSEQ_ENA_JD2_FALL */
- #define ARIZONA_WSEQ_ENA_JD2_FALL_MASK 0x0002 /* WSEQ_ENA_JD2_FALL */
- #define ARIZONA_WSEQ_ENA_JD2_FALL_SHIFT 1 /* WSEQ_ENA_JD2_FALL */
- #define ARIZONA_WSEQ_ENA_JD2_FALL_WIDTH 1 /* WSEQ_ENA_JD2_FALL */
- #define ARIZONA_WSEQ_ENA_JD2_RISE 0x0001 /* WSEQ_ENA_JD2_RISE */
- #define ARIZONA_WSEQ_ENA_JD2_RISE_MASK 0x0001 /* WSEQ_ENA_JD2_RISE */
- #define ARIZONA_WSEQ_ENA_JD2_RISE_SHIFT 0 /* WSEQ_ENA_JD2_RISE */
- #define ARIZONA_WSEQ_ENA_JD2_RISE_WIDTH 1 /* WSEQ_ENA_JD2_RISE */
- /*
- * R97 (0x61) - Sample Rate Sequence Select 1
- */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
- /*
- * R98 (0x62) - Sample Rate Sequence Select 2
- */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
- /*
- * R99 (0x63) - Sample Rate Sequence Select 3
- */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
- /*
- * R100 (0x64) - Sample Rate Sequence Select 4
- */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
- /*
- * R104 (0x68) - Always On Triggers Sequence Select 1
- */
- #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
- /*
- * R105 (0x69) - Always On Triggers Sequence Select 2
- */
- #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
- /*
- * R106 (0x6A) - Always On Triggers Sequence Select 3
- */
- #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
- /*
- * R107 (0x6B) - Always On Triggers Sequence Select 4
- */
- #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
- /*
- * R108 (0x6C) - Always On Triggers Sequence Select 5
- */
- #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
- /*
- * R109 (0x6D) - Always On Triggers Sequence Select 6
- */
- #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
- /*
- * R112 (0x70) - Comfort Noise Generator
- */
- #define ARIZONA_NOISE_GEN_RATE_MASK 0x7800 /* NOISE_GEN_RATE - [14:11] */
- #define ARIZONA_NOISE_GEN_RATE_SHIFT 11 /* NOISE_GEN_RATE - [14:11] */
- #define ARIZONA_NOISE_GEN_RATE_WIDTH 4 /* NOISE_GEN_RATE - [14:11] */
- #define ARIZONA_NOISE_GEN_ENA 0x0020 /* NOISE_GEN_ENA */
- #define ARIZONA_NOISE_GEN_ENA_MASK 0x0020 /* NOISE_GEN_ENA */
- #define ARIZONA_NOISE_GEN_ENA_SHIFT 5 /* NOISE_GEN_ENA */
- #define ARIZONA_NOISE_GEN_ENA_WIDTH 1 /* NOISE_GEN_ENA */
- #define ARIZONA_NOISE_GEN_GAIN_MASK 0x001F /* NOISE_GEN_GAIN - [4:0] */
- #define ARIZONA_NOISE_GEN_GAIN_SHIFT 0 /* NOISE_GEN_GAIN - [4:0] */
- #define ARIZONA_NOISE_GEN_GAIN_WIDTH 5 /* NOISE_GEN_GAIN - [4:0] */
- /*
- * R144 (0x90) - Haptics Control 1
- */
- #define ARIZONA_HAP_RATE_MASK 0x7800 /* HAP_RATE - [14:11] */
- #define ARIZONA_HAP_RATE_SHIFT 11 /* HAP_RATE - [14:11] */
- #define ARIZONA_HAP_RATE_WIDTH 4 /* HAP_RATE - [14:11] */
- #define ARIZONA_ONESHOT_TRIG 0x0010 /* ONESHOT_TRIG */
- #define ARIZONA_ONESHOT_TRIG_MASK 0x0010 /* ONESHOT_TRIG */
- #define ARIZONA_ONESHOT_TRIG_SHIFT 4 /* ONESHOT_TRIG */
- #define ARIZONA_ONESHOT_TRIG_WIDTH 1 /* ONESHOT_TRIG */
- #define ARIZONA_HAP_CTRL_MASK 0x000C /* HAP_CTRL - [3:2] */
- #define ARIZONA_HAP_CTRL_SHIFT 2 /* HAP_CTRL - [3:2] */
- #define ARIZONA_HAP_CTRL_WIDTH 2 /* HAP_CTRL - [3:2] */
- #define ARIZONA_HAP_ACT 0x0002 /* HAP_ACT */
- #define ARIZONA_HAP_ACT_MASK 0x0002 /* HAP_ACT */
- #define ARIZONA_HAP_ACT_SHIFT 1 /* HAP_ACT */
- #define ARIZONA_HAP_ACT_WIDTH 1 /* HAP_ACT */
- /*
- * R145 (0x91) - Haptics Control 2
- */
- #define ARIZONA_LRA_FREQ_MASK 0x7FFF /* LRA_FREQ - [14:0] */
- #define ARIZONA_LRA_FREQ_SHIFT 0 /* LRA_FREQ - [14:0] */
- #define ARIZONA_LRA_FREQ_WIDTH 15 /* LRA_FREQ - [14:0] */
- /*
- * R146 (0x92) - Haptics phase 1 intensity
- */
- #define ARIZONA_PHASE1_INTENSITY_MASK 0x00FF /* PHASE1_INTENSITY - [7:0] */
- #define ARIZONA_PHASE1_INTENSITY_SHIFT 0 /* PHASE1_INTENSITY - [7:0] */
- #define ARIZONA_PHASE1_INTENSITY_WIDTH 8 /* PHASE1_INTENSITY - [7:0] */
- /*
- * R147 (0x93) - Haptics phase 1 duration
- */
- #define ARIZONA_PHASE1_DURATION_MASK 0x01FF /* PHASE1_DURATION - [8:0] */
- #define ARIZONA_PHASE1_DURATION_SHIFT 0 /* PHASE1_DURATION - [8:0] */
- #define ARIZONA_PHASE1_DURATION_WIDTH 9 /* PHASE1_DURATION - [8:0] */
- /*
- * R148 (0x94) - Haptics phase 2 intensity
- */
- #define ARIZONA_PHASE2_INTENSITY_MASK 0x00FF /* PHASE2_INTENSITY - [7:0] */
- #define ARIZONA_PHASE2_INTENSITY_SHIFT 0 /* PHASE2_INTENSITY - [7:0] */
- #define ARIZONA_PHASE2_INTENSITY_WIDTH 8 /* PHASE2_INTENSITY - [7:0] */
- /*
- * R149 (0x95) - Haptics phase 2 duration
- */
- #define ARIZONA_PHASE2_DURATION_MASK 0x07FF /* PHASE2_DURATION - [10:0] */
- #define ARIZONA_PHASE2_DURATION_SHIFT 0 /* PHASE2_DURATION - [10:0] */
- #define ARIZONA_PHASE2_DURATION_WIDTH 11 /* PHASE2_DURATION - [10:0] */
- /*
- * R150 (0x96) - Haptics phase 3 intensity
- */
- #define ARIZONA_PHASE3_INTENSITY_MASK 0x00FF /* PHASE3_INTENSITY - [7:0] */
- #define ARIZONA_PHASE3_INTENSITY_SHIFT 0 /* PHASE3_INTENSITY - [7:0] */
- #define ARIZONA_PHASE3_INTENSITY_WIDTH 8 /* PHASE3_INTENSITY - [7:0] */
- /*
- * R151 (0x97) - Haptics phase 3 duration
- */
- #define ARIZONA_PHASE3_DURATION_MASK 0x01FF /* PHASE3_DURATION - [8:0] */
- #define ARIZONA_PHASE3_DURATION_SHIFT 0 /* PHASE3_DURATION - [8:0] */
- #define ARIZONA_PHASE3_DURATION_WIDTH 9 /* PHASE3_DURATION - [8:0] */
- /*
- * R152 (0x98) - Haptics Status
- */
- #define ARIZONA_ONESHOT_STS 0x0001 /* ONESHOT_STS */
- #define ARIZONA_ONESHOT_STS_MASK 0x0001 /* ONESHOT_STS */
- #define ARIZONA_ONESHOT_STS_SHIFT 0 /* ONESHOT_STS */
- #define ARIZONA_ONESHOT_STS_WIDTH 1 /* ONESHOT_STS */
- /*
- * R256 (0x100) - Clock 32k 1
- */
- #define ARIZONA_CLK_32K_ENA 0x0040 /* CLK_32K_ENA */
- #define ARIZONA_CLK_32K_ENA_MASK 0x0040 /* CLK_32K_ENA */
- #define ARIZONA_CLK_32K_ENA_SHIFT 6 /* CLK_32K_ENA */
- #define ARIZONA_CLK_32K_ENA_WIDTH 1 /* CLK_32K_ENA */
- #define ARIZONA_CLK_32K_SRC_MASK 0x0003 /* CLK_32K_SRC - [1:0] */
- #define ARIZONA_CLK_32K_SRC_SHIFT 0 /* CLK_32K_SRC - [1:0] */
- #define ARIZONA_CLK_32K_SRC_WIDTH 2 /* CLK_32K_SRC - [1:0] */
- /*
- * R257 (0x101) - System Clock 1
- */
- #define ARIZONA_SYSCLK_FRAC 0x8000 /* SYSCLK_FRAC */
- #define ARIZONA_SYSCLK_FRAC_MASK 0x8000 /* SYSCLK_FRAC */
- #define ARIZONA_SYSCLK_FRAC_SHIFT 15 /* SYSCLK_FRAC */
- #define ARIZONA_SYSCLK_FRAC_WIDTH 1 /* SYSCLK_FRAC */
- #define ARIZONA_SYSCLK_FREQ_MASK 0x0700 /* SYSCLK_FREQ - [10:8] */
- #define ARIZONA_SYSCLK_FREQ_SHIFT 8 /* SYSCLK_FREQ - [10:8] */
- #define ARIZONA_SYSCLK_FREQ_WIDTH 3 /* SYSCLK_FREQ - [10:8] */
- #define ARIZONA_SYSCLK_ENA 0x0040 /* SYSCLK_ENA */
- #define ARIZONA_SYSCLK_ENA_MASK 0x0040 /* SYSCLK_ENA */
- #define ARIZONA_SYSCLK_ENA_SHIFT 6 /* SYSCLK_ENA */
- #define ARIZONA_SYSCLK_ENA_WIDTH 1 /* SYSCLK_ENA */
- #define ARIZONA_SYSCLK_SRC_MASK 0x000F /* SYSCLK_SRC - [3:0] */
- #define ARIZONA_SYSCLK_SRC_SHIFT 0 /* SYSCLK_SRC - [3:0] */
- #define ARIZONA_SYSCLK_SRC_WIDTH 4 /* SYSCLK_SRC - [3:0] */
- /*
- * R258 (0x102) - Sample rate 1
- */
- #define ARIZONA_SAMPLE_RATE_1_MASK 0x001F /* SAMPLE_RATE_1 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_1_SHIFT 0 /* SAMPLE_RATE_1 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_1_WIDTH 5 /* SAMPLE_RATE_1 - [4:0] */
- /*
- * R259 (0x103) - Sample rate 2
- */
- #define ARIZONA_SAMPLE_RATE_2_MASK 0x001F /* SAMPLE_RATE_2 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_2_SHIFT 0 /* SAMPLE_RATE_2 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_2_WIDTH 5 /* SAMPLE_RATE_2 - [4:0] */
- /*
- * R260 (0x104) - Sample rate 3
- */
- #define ARIZONA_SAMPLE_RATE_3_MASK 0x001F /* SAMPLE_RATE_3 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_3_SHIFT 0 /* SAMPLE_RATE_3 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_3_WIDTH 5 /* SAMPLE_RATE_3 - [4:0] */
- /*
- * R266 (0x10A) - Sample rate 1 status
- */
- #define ARIZONA_SAMPLE_RATE_1_STS_MASK 0x001F /* SAMPLE_RATE_1_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_1_STS_SHIFT 0 /* SAMPLE_RATE_1_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_1_STS_WIDTH 5 /* SAMPLE_RATE_1_STS - [4:0] */
- /*
- * R267 (0x10B) - Sample rate 2 status
- */
- #define ARIZONA_SAMPLE_RATE_2_STS_MASK 0x001F /* SAMPLE_RATE_2_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_2_STS_SHIFT 0 /* SAMPLE_RATE_2_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_2_STS_WIDTH 5 /* SAMPLE_RATE_2_STS - [4:0] */
- /*
- * R268 (0x10C) - Sample rate 3 status
- */
- #define ARIZONA_SAMPLE_RATE_3_STS_MASK 0x001F /* SAMPLE_RATE_3_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_3_STS_SHIFT 0 /* SAMPLE_RATE_3_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_3_STS_WIDTH 5 /* SAMPLE_RATE_3_STS - [4:0] */
- /*
- * R274 (0x112) - Async clock 1
- */
- #define ARIZONA_ASYNC_CLK_FREQ_MASK 0x0700 /* ASYNC_CLK_FREQ - [10:8] */
- #define ARIZONA_ASYNC_CLK_FREQ_SHIFT 8 /* ASYNC_CLK_FREQ - [10:8] */
- #define ARIZONA_ASYNC_CLK_FREQ_WIDTH 3 /* ASYNC_CLK_FREQ - [10:8] */
- #define ARIZONA_ASYNC_CLK_ENA 0x0040 /* ASYNC_CLK_ENA */
- #define ARIZONA_ASYNC_CLK_ENA_MASK 0x0040 /* ASYNC_CLK_ENA */
- #define ARIZONA_ASYNC_CLK_ENA_SHIFT 6 /* ASYNC_CLK_ENA */
- #define ARIZONA_ASYNC_CLK_ENA_WIDTH 1 /* ASYNC_CLK_ENA */
- #define ARIZONA_ASYNC_CLK_SRC_MASK 0x000F /* ASYNC_CLK_SRC - [3:0] */
- #define ARIZONA_ASYNC_CLK_SRC_SHIFT 0 /* ASYNC_CLK_SRC - [3:0] */
- #define ARIZONA_ASYNC_CLK_SRC_WIDTH 4 /* ASYNC_CLK_SRC - [3:0] */
- /*
- * R275 (0x113) - Async sample rate 1
- */
- #define ARIZONA_ASYNC_SAMPLE_RATE_MASK 0x001F /* ASYNC_SAMPLE_RATE - [4:0] */
- #define ARIZONA_ASYNC_SAMPLE_RATE_SHIFT 0 /* ASYNC_SAMPLE_RATE - [4:0] */
- #define ARIZONA_ASYNC_SAMPLE_RATE_WIDTH 5 /* ASYNC_SAMPLE_RATE - [4:0] */
- /*
- * R283 (0x11B) - Async sample rate 1 status
- */
- #define ARIZONA_ASYNC_SAMPLE_RATE_STS_MASK 0x001F /* ASYNC_SAMPLE_RATE_STS - [4:0] */
- #define ARIZONA_ASYNC_SAMPLE_RATE_STS_SHIFT 0 /* ASYNC_SAMPLE_RATE_STS - [4:0] */
- #define ARIZONA_ASYNC_SAMPLE_RATE_STS_WIDTH 5 /* ASYNC_SAMPLE_RATE_STS - [4:0] */
- /*
- * R329 (0x149) - Output system clock
- */
- #define ARIZONA_OPCLK_ENA 0x8000 /* OPCLK_ENA */
- #define ARIZONA_OPCLK_ENA_MASK 0x8000 /* OPCLK_ENA */
- #define ARIZONA_OPCLK_ENA_SHIFT 15 /* OPCLK_ENA */
- #define ARIZONA_OPCLK_ENA_WIDTH 1 /* OPCLK_ENA */
- #define ARIZONA_OPCLK_DIV_MASK 0x00F8 /* OPCLK_DIV - [7:3] */
- #define ARIZONA_OPCLK_DIV_SHIFT 3 /* OPCLK_DIV - [7:3] */
- #define ARIZONA_OPCLK_DIV_WIDTH 5 /* OPCLK_DIV - [7:3] */
- #define ARIZONA_OPCLK_SEL_MASK 0x0007 /* OPCLK_SEL - [2:0] */
- #define ARIZONA_OPCLK_SEL_SHIFT 0 /* OPCLK_SEL - [2:0] */
- #define ARIZONA_OPCLK_SEL_WIDTH 3 /* OPCLK_SEL - [2:0] */
- /*
- * R330 (0x14A) - Output async clock
- */
- #define ARIZONA_OPCLK_ASYNC_ENA 0x8000 /* OPCLK_ASYNC_ENA */
- #define ARIZONA_OPCLK_ASYNC_ENA_MASK 0x8000 /* OPCLK_ASYNC_ENA */
- #define ARIZONA_OPCLK_ASYNC_ENA_SHIFT 15 /* OPCLK_ASYNC_ENA */
- #define ARIZONA_OPCLK_ASYNC_ENA_WIDTH 1 /* OPCLK_ASYNC_ENA */
- #define ARIZONA_OPCLK_ASYNC_DIV_MASK 0x00F8 /* OPCLK_ASYNC_DIV - [7:3] */
- #define ARIZONA_OPCLK_ASYNC_DIV_SHIFT 3 /* OPCLK_ASYNC_DIV - [7:3] */
- #define ARIZONA_OPCLK_ASYNC_DIV_WIDTH 5 /* OPCLK_ASYNC_DIV - [7:3] */
- #define ARIZONA_OPCLK_ASYNC_SEL_MASK 0x0007 /* OPCLK_ASYNC_SEL - [2:0] */
- #define ARIZONA_OPCLK_ASYNC_SEL_SHIFT 0 /* OPCLK_ASYNC_SEL - [2:0] */
- #define ARIZONA_OPCLK_ASYNC_SEL_WIDTH 3 /* OPCLK_ASYNC_SEL - [2:0] */
- /*
- * R338 (0x152) - Rate Estimator 1
- */
- #define ARIZONA_TRIG_ON_STARTUP 0x0010 /* TRIG_ON_STARTUP */
- #define ARIZONA_TRIG_ON_STARTUP_MASK 0x0010 /* TRIG_ON_STARTUP */
- #define ARIZONA_TRIG_ON_STARTUP_SHIFT 4 /* TRIG_ON_STARTUP */
- #define ARIZONA_TRIG_ON_STARTUP_WIDTH 1 /* TRIG_ON_STARTUP */
- #define ARIZONA_LRCLK_SRC_MASK 0x000E /* LRCLK_SRC - [3:1] */
- #define ARIZONA_LRCLK_SRC_SHIFT 1 /* LRCLK_SRC - [3:1] */
- #define ARIZONA_LRCLK_SRC_WIDTH 3 /* LRCLK_SRC - [3:1] */
- #define ARIZONA_RATE_EST_ENA 0x0001 /* RATE_EST_ENA */
- #define ARIZONA_RATE_EST_ENA_MASK 0x0001 /* RATE_EST_ENA */
- #define ARIZONA_RATE_EST_ENA_SHIFT 0 /* RATE_EST_ENA */
- #define ARIZONA_RATE_EST_ENA_WIDTH 1 /* RATE_EST_ENA */
- /*
- * R339 (0x153) - Rate Estimator 2
- */
- #define ARIZONA_SAMPLE_RATE_DETECT_A_MASK 0x001F /* SAMPLE_RATE_DETECT_A - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_A_SHIFT 0 /* SAMPLE_RATE_DETECT_A - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_A_WIDTH 5 /* SAMPLE_RATE_DETECT_A - [4:0] */
- /*
- * R340 (0x154) - Rate Estimator 3
- */
- #define ARIZONA_SAMPLE_RATE_DETECT_B_MASK 0x001F /* SAMPLE_RATE_DETECT_B - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_B_SHIFT 0 /* SAMPLE_RATE_DETECT_B - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_B_WIDTH 5 /* SAMPLE_RATE_DETECT_B - [4:0] */
- /*
- * R341 (0x155) - Rate Estimator 4
- */
- #define ARIZONA_SAMPLE_RATE_DETECT_C_MASK 0x001F /* SAMPLE_RATE_DETECT_C - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_C_SHIFT 0 /* SAMPLE_RATE_DETECT_C - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_C_WIDTH 5 /* SAMPLE_RATE_DETECT_C - [4:0] */
- /*
- * R342 (0x156) - Rate Estimator 5
- */
- #define ARIZONA_SAMPLE_RATE_DETECT_D_MASK 0x001F /* SAMPLE_RATE_DETECT_D - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_D_SHIFT 0 /* SAMPLE_RATE_DETECT_D - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_D_WIDTH 5 /* SAMPLE_RATE_DETECT_D - [4:0] */
- /*
- * R353 (0x161) - Dynamic Frequency Scaling 1
- */
- #define ARIZONA_SUBSYS_MAX_FREQ 0x0001 /* SUBSYS_MAX_FREQ */
- #define ARIZONA_SUBSYS_MAX_FREQ_SHIFT 0 /* SUBSYS_MAX_FREQ */
- #define ARIZONA_SUBSYS_MAX_FREQ_WIDTH 1 /* SUBSYS_MAX_FREQ */
- /*
- * R369 (0x171) - FLL1 Control 1
- */
- #define ARIZONA_FLL1_FREERUN 0x0002 /* FLL1_FREERUN */
- #define ARIZONA_FLL1_FREERUN_MASK 0x0002 /* FLL1_FREERUN */
- #define ARIZONA_FLL1_FREERUN_SHIFT 1 /* FLL1_FREERUN */
- #define ARIZONA_FLL1_FREERUN_WIDTH 1 /* FLL1_FREERUN */
- #define ARIZONA_FLL1_ENA 0x0001 /* FLL1_ENA */
- #define ARIZONA_FLL1_ENA_MASK 0x0001 /* FLL1_ENA */
- #define ARIZONA_FLL1_ENA_SHIFT 0 /* FLL1_ENA */
- #define ARIZONA_FLL1_ENA_WIDTH 1 /* FLL1_ENA */
- /*
- * R370 (0x172) - FLL1 Control 2
- */
- #define ARIZONA_FLL1_CTRL_UPD 0x8000 /* FLL1_CTRL_UPD */
- #define ARIZONA_FLL1_CTRL_UPD_MASK 0x8000 /* FLL1_CTRL_UPD */
- #define ARIZONA_FLL1_CTRL_UPD_SHIFT 15 /* FLL1_CTRL_UPD */
- #define ARIZONA_FLL1_CTRL_UPD_WIDTH 1 /* FLL1_CTRL_UPD */
- #define ARIZONA_FLL1_N_MASK 0x03FF /* FLL1_N - [9:0] */
- #define ARIZONA_FLL1_N_SHIFT 0 /* FLL1_N - [9:0] */
- #define ARIZONA_FLL1_N_WIDTH 10 /* FLL1_N - [9:0] */
- /*
- * R371 (0x173) - FLL1 Control 3
- */
- #define ARIZONA_FLL1_THETA_MASK 0xFFFF /* FLL1_THETA - [15:0] */
- #define ARIZONA_FLL1_THETA_SHIFT 0 /* FLL1_THETA - [15:0] */
- #define ARIZONA_FLL1_THETA_WIDTH 16 /* FLL1_THETA - [15:0] */
- /*
- * R372 (0x174) - FLL1 Control 4
- */
- #define ARIZONA_FLL1_LAMBDA_MASK 0xFFFF /* FLL1_LAMBDA - [15:0] */
- #define ARIZONA_FLL1_LAMBDA_SHIFT 0 /* FLL1_LAMBDA - [15:0] */
- #define ARIZONA_FLL1_LAMBDA_WIDTH 16 /* FLL1_LAMBDA - [15:0] */
- /*
- * R373 (0x175) - FLL1 Control 5
- */
- #define ARIZONA_FLL1_FRATIO_MASK 0x0700 /* FLL1_FRATIO - [10:8] */
- #define ARIZONA_FLL1_FRATIO_SHIFT 8 /* FLL1_FRATIO - [10:8] */
- #define ARIZONA_FLL1_FRATIO_WIDTH 3 /* FLL1_FRATIO - [10:8] */
- #define ARIZONA_FLL1_OUTDIV_MASK 0x000E /* FLL1_OUTDIV - [3:1] */
- #define ARIZONA_FLL1_OUTDIV_SHIFT 1 /* FLL1_OUTDIV - [3:1] */
- #define ARIZONA_FLL1_OUTDIV_WIDTH 3 /* FLL1_OUTDIV - [3:1] */
- /*
- * R374 (0x176) - FLL1 Control 6
- */
- #define ARIZONA_FLL1_CLK_REF_DIV_MASK 0x00C0 /* FLL1_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_REF_DIV_SHIFT 6 /* FLL1_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_REF_DIV_WIDTH 2 /* FLL1_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_REF_SRC_MASK 0x000F /* FLL1_CLK_REF_SRC - [3:0] */
- #define ARIZONA_FLL1_CLK_REF_SRC_SHIFT 0 /* FLL1_CLK_REF_SRC - [3:0] */
- #define ARIZONA_FLL1_CLK_REF_SRC_WIDTH 4 /* FLL1_CLK_REF_SRC - [3:0] */
- /*
- * R375 (0x177) - FLL1 Loop Filter Test 1
- */
- #define ARIZONA_FLL1_FRC_INTEG_UPD 0x8000 /* FLL1_FRC_INTEG_UPD */
- #define ARIZONA_FLL1_FRC_INTEG_UPD_MASK 0x8000 /* FLL1_FRC_INTEG_UPD */
- #define ARIZONA_FLL1_FRC_INTEG_UPD_SHIFT 15 /* FLL1_FRC_INTEG_UPD */
- #define ARIZONA_FLL1_FRC_INTEG_UPD_WIDTH 1 /* FLL1_FRC_INTEG_UPD */
- #define ARIZONA_FLL1_FRC_INTEG_VAL_MASK 0x0FFF /* FLL1_FRC_INTEG_VAL - [11:0] */
- #define ARIZONA_FLL1_FRC_INTEG_VAL_SHIFT 0 /* FLL1_FRC_INTEG_VAL - [11:0] */
- #define ARIZONA_FLL1_FRC_INTEG_VAL_WIDTH 12 /* FLL1_FRC_INTEG_VAL - [11:0] */
- /*
- * R377 (0x179) - FLL1 Control 7
- */
- #define ARIZONA_FLL1_GAIN_MASK 0x003c /* FLL1_GAIN */
- #define ARIZONA_FLL1_GAIN_SHIFT 2 /* FLL1_GAIN */
- #define ARIZONA_FLL1_GAIN_WIDTH 4 /* FLL1_GAIN */
- /*
- * R385 (0x181) - FLL1 Synchroniser 1
- */
- #define ARIZONA_FLL1_SYNC_ENA 0x0001 /* FLL1_SYNC_ENA */
- #define ARIZONA_FLL1_SYNC_ENA_MASK 0x0001 /* FLL1_SYNC_ENA */
- #define ARIZONA_FLL1_SYNC_ENA_SHIFT 0 /* FLL1_SYNC_ENA */
- #define ARIZONA_FLL1_SYNC_ENA_WIDTH 1 /* FLL1_SYNC_ENA */
- /*
- * R386 (0x182) - FLL1 Synchroniser 2
- */
- #define ARIZONA_FLL1_SYNC_N_MASK 0x03FF /* FLL1_SYNC_N - [9:0] */
- #define ARIZONA_FLL1_SYNC_N_SHIFT 0 /* FLL1_SYNC_N - [9:0] */
- #define ARIZONA_FLL1_SYNC_N_WIDTH 10 /* FLL1_SYNC_N - [9:0] */
- /*
- * R387 (0x183) - FLL1 Synchroniser 3
- */
- #define ARIZONA_FLL1_SYNC_THETA_MASK 0xFFFF /* FLL1_SYNC_THETA - [15:0] */
- #define ARIZONA_FLL1_SYNC_THETA_SHIFT 0 /* FLL1_SYNC_THETA - [15:0] */
- #define ARIZONA_FLL1_SYNC_THETA_WIDTH 16 /* FLL1_SYNC_THETA - [15:0] */
- /*
- * R388 (0x184) - FLL1 Synchroniser 4
- */
- #define ARIZONA_FLL1_SYNC_LAMBDA_MASK 0xFFFF /* FLL1_SYNC_LAMBDA - [15:0] */
- #define ARIZONA_FLL1_SYNC_LAMBDA_SHIFT 0 /* FLL1_SYNC_LAMBDA - [15:0] */
- #define ARIZONA_FLL1_SYNC_LAMBDA_WIDTH 16 /* FLL1_SYNC_LAMBDA - [15:0] */
- /*
- * R389 (0x185) - FLL1 Synchroniser 5
- */
- #define ARIZONA_FLL1_SYNC_FRATIO_MASK 0x0700 /* FLL1_SYNC_FRATIO - [10:8] */
- #define ARIZONA_FLL1_SYNC_FRATIO_SHIFT 8 /* FLL1_SYNC_FRATIO - [10:8] */
- #define ARIZONA_FLL1_SYNC_FRATIO_WIDTH 3 /* FLL1_SYNC_FRATIO - [10:8] */
- /*
- * R390 (0x186) - FLL1 Synchroniser 6
- */
- #define ARIZONA_FLL1_CLK_SYNC_DIV_MASK 0x00C0 /* FLL1_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_SYNC_DIV_SHIFT 6 /* FLL1_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_SYNC_DIV_WIDTH 2 /* FLL1_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_SYNC_SRC_MASK 0x000F /* FLL1_CLK_SYNC_SRC - [3:0] */
- #define ARIZONA_FLL1_CLK_SYNC_SRC_SHIFT 0 /* FLL1_CLK_SYNC_SRC - [3:0] */
- #define ARIZONA_FLL1_CLK_SYNC_SRC_WIDTH 4 /* FLL1_CLK_SYNC_SRC - [3:0] */
- /*
- * R391 (0x187) - FLL1 Synchroniser 7
- */
- #define ARIZONA_FLL1_SYNC_GAIN_MASK 0x003c /* FLL1_SYNC_GAIN */
- #define ARIZONA_FLL1_SYNC_GAIN_SHIFT 2 /* FLL1_SYNC_GAIN */
- #define ARIZONA_FLL1_SYNC_GAIN_WIDTH 4 /* FLL1_SYNC_GAIN */
- #define ARIZONA_FLL1_SYNC_BW 0x0001 /* FLL1_SYNC_BW */
- #define ARIZONA_FLL1_SYNC_BW_MASK 0x0001 /* FLL1_SYNC_BW */
- #define ARIZONA_FLL1_SYNC_BW_SHIFT 0 /* FLL1_SYNC_BW */
- #define ARIZONA_FLL1_SYNC_BW_WIDTH 1 /* FLL1_SYNC_BW */
- /*
- * R393 (0x189) - FLL1 Spread Spectrum
- */
- #define ARIZONA_FLL1_SS_AMPL_MASK 0x0030 /* FLL1_SS_AMPL - [5:4] */
- #define ARIZONA_FLL1_SS_AMPL_SHIFT 4 /* FLL1_SS_AMPL - [5:4] */
- #define ARIZONA_FLL1_SS_AMPL_WIDTH 2 /* FLL1_SS_AMPL - [5:4] */
- #define ARIZONA_FLL1_SS_FREQ_MASK 0x000C /* FLL1_SS_FREQ - [3:2] */
- #define ARIZONA_FLL1_SS_FREQ_SHIFT 2 /* FLL1_SS_FREQ - [3:2] */
- #define ARIZONA_FLL1_SS_FREQ_WIDTH 2 /* FLL1_SS_FREQ - [3:2] */
- #define ARIZONA_FLL1_SS_SEL_MASK 0x0003 /* FLL1_SS_SEL - [1:0] */
- #define ARIZONA_FLL1_SS_SEL_SHIFT 0 /* FLL1_SS_SEL - [1:0] */
- #define ARIZONA_FLL1_SS_SEL_WIDTH 2 /* FLL1_SS_SEL - [1:0] */
- /*
- * R394 (0x18A) - FLL1 GPIO Clock
- */
- #define ARIZONA_FLL1_GPDIV_MASK 0x00FE /* FLL1_GPDIV - [7:1] */
- #define ARIZONA_FLL1_GPDIV_SHIFT 1 /* FLL1_GPDIV - [7:1] */
- #define ARIZONA_FLL1_GPDIV_WIDTH 7 /* FLL1_GPDIV - [7:1] */
- #define ARIZONA_FLL1_GPDIV_ENA 0x0001 /* FLL1_GPDIV_ENA */
- #define ARIZONA_FLL1_GPDIV_ENA_MASK 0x0001 /* FLL1_GPDIV_ENA */
- #define ARIZONA_FLL1_GPDIV_ENA_SHIFT 0 /* FLL1_GPDIV_ENA */
- #define ARIZONA_FLL1_GPDIV_ENA_WIDTH 1 /* FLL1_GPDIV_ENA */
- /*
- * R401 (0x191) - FLL2 Control 1
- */
- #define ARIZONA_FLL2_FREERUN 0x0002 /* FLL2_FREERUN */
- #define ARIZONA_FLL2_FREERUN_MASK 0x0002 /* FLL2_FREERUN */
- #define ARIZONA_FLL2_FREERUN_SHIFT 1 /* FLL2_FREERUN */
- #define ARIZONA_FLL2_FREERUN_WIDTH 1 /* FLL2_FREERUN */
- #define ARIZONA_FLL2_ENA 0x0001 /* FLL2_ENA */
- #define ARIZONA_FLL2_ENA_MASK 0x0001 /* FLL2_ENA */
- #define ARIZONA_FLL2_ENA_SHIFT 0 /* FLL2_ENA */
- #define ARIZONA_FLL2_ENA_WIDTH 1 /* FLL2_ENA */
- /*
- * R402 (0x192) - FLL2 Control 2
- */
- #define ARIZONA_FLL2_CTRL_UPD 0x8000 /* FLL2_CTRL_UPD */
- #define ARIZONA_FLL2_CTRL_UPD_MASK 0x8000 /* FLL2_CTRL_UPD */
- #define ARIZONA_FLL2_CTRL_UPD_SHIFT 15 /* FLL2_CTRL_UPD */
- #define ARIZONA_FLL2_CTRL_UPD_WIDTH 1 /* FLL2_CTRL_UPD */
- #define ARIZONA_FLL2_N_MASK 0x03FF /* FLL2_N - [9:0] */
- #define ARIZONA_FLL2_N_SHIFT 0 /* FLL2_N - [9:0] */
- #define ARIZONA_FLL2_N_WIDTH 10 /* FLL2_N - [9:0] */
- /*
- * R403 (0x193) - FLL2 Control 3
- */
- #define ARIZONA_FLL2_THETA_MASK 0xFFFF /* FLL2_THETA - [15:0] */
- #define ARIZONA_FLL2_THETA_SHIFT 0 /* FLL2_THETA - [15:0] */
- #define ARIZONA_FLL2_THETA_WIDTH 16 /* FLL2_THETA - [15:0] */
- /*
- * R404 (0x194) - FLL2 Control 4
- */
- #define ARIZONA_FLL2_LAMBDA_MASK 0xFFFF /* FLL2_LAMBDA - [15:0] */
- #define ARIZONA_FLL2_LAMBDA_SHIFT 0 /* FLL2_LAMBDA - [15:0] */
- #define ARIZONA_FLL2_LAMBDA_WIDTH 16 /* FLL2_LAMBDA - [15:0] */
- /*
- * R405 (0x195) - FLL2 Control 5
- */
- #define ARIZONA_FLL2_FRATIO_MASK 0x0700 /* FLL2_FRATIO - [10:8] */
- #define ARIZONA_FLL2_FRATIO_SHIFT 8 /* FLL2_FRATIO - [10:8] */
- #define ARIZONA_FLL2_FRATIO_WIDTH 3 /* FLL2_FRATIO - [10:8] */
- #define ARIZONA_FLL2_OUTDIV_MASK 0x000E /* FLL2_OUTDIV - [3:1] */
- #define ARIZONA_FLL2_OUTDIV_SHIFT 1 /* FLL2_OUTDIV - [3:1] */
- #define ARIZONA_FLL2_OUTDIV_WIDTH 3 /* FLL2_OUTDIV - [3:1] */
- /*
- * R406 (0x196) - FLL2 Control 6
- */
- #define ARIZONA_FLL2_CLK_REF_DIV_MASK 0x00C0 /* FLL2_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_REF_DIV_SHIFT 6 /* FLL2_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_REF_DIV_WIDTH 2 /* FLL2_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_REF_SRC_MASK 0x000F /* FLL2_CLK_REF_SRC - [3:0] */
- #define ARIZONA_FLL2_CLK_REF_SRC_SHIFT 0 /* FLL2_CLK_REF_SRC - [3:0] */
- #define ARIZONA_FLL2_CLK_REF_SRC_WIDTH 4 /* FLL2_CLK_REF_SRC - [3:0] */
- /*
- * R407 (0x197) - FLL2 Loop Filter Test 1
- */
- #define ARIZONA_FLL2_FRC_INTEG_UPD 0x8000 /* FLL2_FRC_INTEG_UPD */
- #define ARIZONA_FLL2_FRC_INTEG_UPD_MASK 0x8000 /* FLL2_FRC_INTEG_UPD */
- #define ARIZONA_FLL2_FRC_INTEG_UPD_SHIFT 15 /* FLL2_FRC_INTEG_UPD */
- #define ARIZONA_FLL2_FRC_INTEG_UPD_WIDTH 1 /* FLL2_FRC_INTEG_UPD */
- #define ARIZONA_FLL2_FRC_INTEG_VAL_MASK 0x0FFF /* FLL2_FRC_INTEG_VAL - [11:0] */
- #define ARIZONA_FLL2_FRC_INTEG_VAL_SHIFT 0 /* FLL2_FRC_INTEG_VAL - [11:0] */
- #define ARIZONA_FLL2_FRC_INTEG_VAL_WIDTH 12 /* FLL2_FRC_INTEG_VAL - [11:0] */
- /*
- * R409 (0x199) - FLL2 Control 7
- */
- #define ARIZONA_FLL2_GAIN_MASK 0x003c /* FLL2_GAIN */
- #define ARIZONA_FLL2_GAIN_SHIFT 2 /* FLL2_GAIN */
- #define ARIZONA_FLL2_GAIN_WIDTH 4 /* FLL2_GAIN */
- /*
- * R417 (0x1A1) - FLL2 Synchroniser 1
- */
- #define ARIZONA_FLL2_SYNC_ENA 0x0001 /* FLL2_SYNC_ENA */
- #define ARIZONA_FLL2_SYNC_ENA_MASK 0x0001 /* FLL2_SYNC_ENA */
- #define ARIZONA_FLL2_SYNC_ENA_SHIFT 0 /* FLL2_SYNC_ENA */
- #define ARIZONA_FLL2_SYNC_ENA_WIDTH 1 /* FLL2_SYNC_ENA */
- /*
- * R418 (0x1A2) - FLL2 Synchroniser 2
- */
- #define ARIZONA_FLL2_SYNC_N_MASK 0x03FF /* FLL2_SYNC_N - [9:0] */
- #define ARIZONA_FLL2_SYNC_N_SHIFT 0 /* FLL2_SYNC_N - [9:0] */
- #define ARIZONA_FLL2_SYNC_N_WIDTH 10 /* FLL2_SYNC_N - [9:0] */
- /*
- * R419 (0x1A3) - FLL2 Synchroniser 3
- */
- #define ARIZONA_FLL2_SYNC_THETA_MASK 0xFFFF /* FLL2_SYNC_THETA - [15:0] */
- #define ARIZONA_FLL2_SYNC_THETA_SHIFT 0 /* FLL2_SYNC_THETA - [15:0] */
- #define ARIZONA_FLL2_SYNC_THETA_WIDTH 16 /* FLL2_SYNC_THETA - [15:0] */
- /*
- * R420 (0x1A4) - FLL2 Synchroniser 4
- */
- #define ARIZONA_FLL2_SYNC_LAMBDA_MASK 0xFFFF /* FLL2_SYNC_LAMBDA - [15:0] */
- #define ARIZONA_FLL2_SYNC_LAMBDA_SHIFT 0 /* FLL2_SYNC_LAMBDA - [15:0] */
- #define ARIZONA_FLL2_SYNC_LAMBDA_WIDTH 16 /* FLL2_SYNC_LAMBDA - [15:0] */
- /*
- * R421 (0x1A5) - FLL2 Synchroniser 5
- */
- #define ARIZONA_FLL2_SYNC_FRATIO_MASK 0x0700 /* FLL2_SYNC_FRATIO - [10:8] */
- #define ARIZONA_FLL2_SYNC_FRATIO_SHIFT 8 /* FLL2_SYNC_FRATIO - [10:8] */
- #define ARIZONA_FLL2_SYNC_FRATIO_WIDTH 3 /* FLL2_SYNC_FRATIO - [10:8] */
- /*
- * R422 (0x1A6) - FLL2 Synchroniser 6
- */
- #define ARIZONA_FLL2_CLK_SYNC_DIV_MASK 0x00C0 /* FLL2_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_SYNC_DIV_SHIFT 6 /* FLL2_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_SYNC_DIV_WIDTH 2 /* FLL2_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_SYNC_SRC_MASK 0x000F /* FLL2_CLK_SYNC_SRC - [3:0] */
- #define ARIZONA_FLL2_CLK_SYNC_SRC_SHIFT 0 /* FLL2_CLK_SYNC_SRC - [3:0] */
- #define ARIZONA_FLL2_CLK_SYNC_SRC_WIDTH 4 /* FLL2_CLK_SYNC_SRC - [3:0] */
- /*
- * R423 (0x1A7) - FLL2 Synchroniser 7
- */
- #define ARIZONA_FLL2_SYNC_GAIN_MASK 0x003c /* FLL2_SYNC_GAIN */
- #define ARIZONA_FLL2_SYNC_GAIN_SHIFT 2 /* FLL2_SYNC_GAIN */
- #define ARIZONA_FLL2_SYNC_GAIN_WIDTH 4 /* FLL2_SYNC_GAIN */
- #define ARIZONA_FLL2_SYNC_BW_MASK 0x0001 /* FLL2_SYNC_BW */
- #define ARIZONA_FLL2_SYNC_BW_MASK 0x0001 /* FLL2_SYNC_BW */
- #define ARIZONA_FLL2_SYNC_BW_SHIFT 0 /* FLL2_SYNC_BW */
- #define ARIZONA_FLL2_SYNC_BW_WIDTH 1 /* FLL2_SYNC_BW */
- /*
- * R425 (0x1A9) - FLL2 Spread Spectrum
- */
- #define ARIZONA_FLL2_SS_AMPL_MASK 0x0030 /* FLL2_SS_AMPL - [5:4] */
- #define ARIZONA_FLL2_SS_AMPL_SHIFT 4 /* FLL2_SS_AMPL - [5:4] */
- #define ARIZONA_FLL2_SS_AMPL_WIDTH 2 /* FLL2_SS_AMPL - [5:4] */
- #define ARIZONA_FLL2_SS_FREQ_MASK 0x000C /* FLL2_SS_FREQ - [3:2] */
- #define ARIZONA_FLL2_SS_FREQ_SHIFT 2 /* FLL2_SS_FREQ - [3:2] */
- #define ARIZONA_FLL2_SS_FREQ_WIDTH 2 /* FLL2_SS_FREQ - [3:2] */
- #define ARIZONA_FLL2_SS_SEL_MASK 0x0003 /* FLL2_SS_SEL - [1:0] */
- #define ARIZONA_FLL2_SS_SEL_SHIFT 0 /* FLL2_SS_SEL - [1:0] */
- #define ARIZONA_FLL2_SS_SEL_WIDTH 2 /* FLL2_SS_SEL - [1:0] */
- /*
- * R426 (0x1AA) - FLL2 GPIO Clock
- */
- #define ARIZONA_FLL2_GPDIV_MASK 0x00FE /* FLL2_GPDIV - [7:1] */
- #define ARIZONA_FLL2_GPDIV_SHIFT 1 /* FLL2_GPDIV - [7:1] */
- #define ARIZONA_FLL2_GPDIV_WIDTH 7 /* FLL2_GPDIV - [7:1] */
- #define ARIZONA_FLL2_GPDIV_ENA 0x0001 /* FLL2_GPDIV_ENA */
- #define ARIZONA_FLL2_GPDIV_ENA_MASK 0x0001 /* FLL2_GPDIV_ENA */
- #define ARIZONA_FLL2_GPDIV_ENA_SHIFT 0 /* FLL2_GPDIV_ENA */
- #define ARIZONA_FLL2_GPDIV_ENA_WIDTH 1 /* FLL2_GPDIV_ENA */
- /*
- * R512 (0x200) - Mic Charge Pump 1
- */
- #define ARIZONA_CPMIC_DISCH 0x0004 /* CPMIC_DISCH */
- #define ARIZONA_CPMIC_DISCH_MASK 0x0004 /* CPMIC_DISCH */
- #define ARIZONA_CPMIC_DISCH_SHIFT 2 /* CPMIC_DISCH */
- #define ARIZONA_CPMIC_DISCH_WIDTH 1 /* CPMIC_DISCH */
- #define ARIZONA_CPMIC_BYPASS 0x0002 /* CPMIC_BYPASS */
- #define ARIZONA_CPMIC_BYPASS_MASK 0x0002 /* CPMIC_BYPASS */
- #define ARIZONA_CPMIC_BYPASS_SHIFT 1 /* CPMIC_BYPASS */
- #define ARIZONA_CPMIC_BYPASS_WIDTH 1 /* CPMIC_BYPASS */
- #define ARIZONA_CPMIC_ENA 0x0001 /* CPMIC_ENA */
- #define ARIZONA_CPMIC_ENA_MASK 0x0001 /* CPMIC_ENA */
- #define ARIZONA_CPMIC_ENA_SHIFT 0 /* CPMIC_ENA */
- #define ARIZONA_CPMIC_ENA_WIDTH 1 /* CPMIC_ENA */
- /*
- * R528 (0x210) - LDO1 Control 1
- */
- #define ARIZONA_LDO1_VSEL_MASK 0x07E0 /* LDO1_VSEL - [10:5] */
- #define ARIZONA_LDO1_VSEL_SHIFT 5 /* LDO1_VSEL - [10:5] */
- #define ARIZONA_LDO1_VSEL_WIDTH 6 /* LDO1_VSEL - [10:5] */
- #define ARIZONA_LDO1_FAST 0x0010 /* LDO1_FAST */
- #define ARIZONA_LDO1_FAST_MASK 0x0010 /* LDO1_FAST */
- #define ARIZONA_LDO1_FAST_SHIFT 4 /* LDO1_FAST */
- #define ARIZONA_LDO1_FAST_WIDTH 1 /* LDO1_FAST */
- #define ARIZONA_LDO1_DISCH 0x0004 /* LDO1_DISCH */
- #define ARIZONA_LDO1_DISCH_MASK 0x0004 /* LDO1_DISCH */
- #define ARIZONA_LDO1_DISCH_SHIFT 2 /* LDO1_DISCH */
- #define ARIZONA_LDO1_DISCH_WIDTH 1 /* LDO1_DISCH */
- #define ARIZONA_LDO1_BYPASS 0x0002 /* LDO1_BYPASS */
- #define ARIZONA_LDO1_BYPASS_MASK 0x0002 /* LDO1_BYPASS */
- #define ARIZONA_LDO1_BYPASS_SHIFT 1 /* LDO1_BYPASS */
- #define ARIZONA_LDO1_BYPASS_WIDTH 1 /* LDO1_BYPASS */
- #define ARIZONA_LDO1_ENA 0x0001 /* LDO1_ENA */
- #define ARIZONA_LDO1_ENA_MASK 0x0001 /* LDO1_ENA */
- #define ARIZONA_LDO1_ENA_SHIFT 0 /* LDO1_ENA */
- #define ARIZONA_LDO1_ENA_WIDTH 1 /* LDO1_ENA */
- /*
- * R530 (0x212) - LDO1 Control 2
- */
- #define ARIZONA_LDO1_HI_PWR 0x0001 /* LDO1_HI_PWR */
- #define ARIZONA_LDO1_HI_PWR_SHIFT 0 /* LDO1_HI_PWR */
- #define ARIZONA_LDO1_HI_PWR_WIDTH 1 /* LDO1_HI_PWR */
- /*
- * R531 (0x213) - LDO2 Control 1
- */
- #define ARIZONA_LDO2_VSEL_MASK 0x07E0 /* LDO2_VSEL - [10:5] */
- #define ARIZONA_LDO2_VSEL_SHIFT 5 /* LDO2_VSEL - [10:5] */
- #define ARIZONA_LDO2_VSEL_WIDTH 6 /* LDO2_VSEL - [10:5] */
- #define ARIZONA_LDO2_FAST 0x0010 /* LDO2_FAST */
- #define ARIZONA_LDO2_FAST_MASK 0x0010 /* LDO2_FAST */
- #define ARIZONA_LDO2_FAST_SHIFT 4 /* LDO2_FAST */
- #define ARIZONA_LDO2_FAST_WIDTH 1 /* LDO2_FAST */
- #define ARIZONA_LDO2_DISCH 0x0004 /* LDO2_DISCH */
- #define ARIZONA_LDO2_DISCH_MASK 0x0004 /* LDO2_DISCH */
- #define ARIZONA_LDO2_DISCH_SHIFT 2 /* LDO2_DISCH */
- #define ARIZONA_LDO2_DISCH_WIDTH 1 /* LDO2_DISCH */
- #define ARIZONA_LDO2_BYPASS 0x0002 /* LDO2_BYPASS */
- #define ARIZONA_LDO2_BYPASS_MASK 0x0002 /* LDO2_BYPASS */
- #define ARIZONA_LDO2_BYPASS_SHIFT 1 /* LDO2_BYPASS */
- #define ARIZONA_LDO2_BYPASS_WIDTH 1 /* LDO2_BYPASS */
- #define ARIZONA_LDO2_ENA 0x0001 /* LDO2_ENA */
- #define ARIZONA_LDO2_ENA_MASK 0x0001 /* LDO2_ENA */
- #define ARIZONA_LDO2_ENA_SHIFT 0 /* LDO2_ENA */
- #define ARIZONA_LDO2_ENA_WIDTH 1 /* LDO2_ENA */
- /*
- * R536 (0x218) - Mic Bias Ctrl 1
- */
- #define ARIZONA_MICB1_EXT_CAP 0x8000 /* MICB1_EXT_CAP */
- #define ARIZONA_MICB1_EXT_CAP_MASK 0x8000 /* MICB1_EXT_CAP */
- #define ARIZONA_MICB1_EXT_CAP_SHIFT 15 /* MICB1_EXT_CAP */
- #define ARIZONA_MICB1_EXT_CAP_WIDTH 1 /* MICB1_EXT_CAP */
- #define ARIZONA_MICB1_LVL_MASK 0x01E0 /* MICB1_LVL - [8:5] */
- #define ARIZONA_MICB1_LVL_SHIFT 5 /* MICB1_LVL - [8:5] */
- #define ARIZONA_MICB1_LVL_WIDTH 4 /* MICB1_LVL - [8:5] */
- #define ARIZONA_MICB1_FAST 0x0010 /* MICB1_FAST */
- #define ARIZONA_MICB1_FAST_MASK 0x0010 /* MICB1_FAST */
- #define ARIZONA_MICB1_FAST_SHIFT 4 /* MICB1_FAST */
- #define ARIZONA_MICB1_FAST_WIDTH 1 /* MICB1_FAST */
- #define ARIZONA_MICB1_RATE 0x0008 /* MICB1_RATE */
- #define ARIZONA_MICB1_RATE_MASK 0x0008 /* MICB1_RATE */
- #define ARIZONA_MICB1_RATE_SHIFT 3 /* MICB1_RATE */
- #define ARIZONA_MICB1_RATE_WIDTH 1 /* MICB1_RATE */
- #define ARIZONA_MICB1_DISCH 0x0004 /* MICB1_DISCH */
- #define ARIZONA_MICB1_DISCH_MASK 0x0004 /* MICB1_DISCH */
- #define ARIZONA_MICB1_DISCH_SHIFT 2 /* MICB1_DISCH */
- #define ARIZONA_MICB1_DISCH_WIDTH 1 /* MICB1_DISCH */
- #define ARIZONA_MICB1_BYPASS 0x0002 /* MICB1_BYPASS */
- #define ARIZONA_MICB1_BYPASS_MASK 0x0002 /* MICB1_BYPASS */
- #define ARIZONA_MICB1_BYPASS_SHIFT 1 /* MICB1_BYPASS */
- #define ARIZONA_MICB1_BYPASS_WIDTH 1 /* MICB1_BYPASS */
- #define ARIZONA_MICB1_ENA 0x0001 /* MICB1_ENA */
- #define ARIZONA_MICB1_ENA_MASK 0x0001 /* MICB1_ENA */
- #define ARIZONA_MICB1_ENA_SHIFT 0 /* MICB1_ENA */
- #define ARIZONA_MICB1_ENA_WIDTH 1 /* MICB1_ENA */
- /*
- * R537 (0x219) - Mic Bias Ctrl 2
- */
- #define ARIZONA_MICB2_EXT_CAP 0x8000 /* MICB2_EXT_CAP */
- #define ARIZONA_MICB2_EXT_CAP_MASK 0x8000 /* MICB2_EXT_CAP */
- #define ARIZONA_MICB2_EXT_CAP_SHIFT 15 /* MICB2_EXT_CAP */
- #define ARIZONA_MICB2_EXT_CAP_WIDTH 1 /* MICB2_EXT_CAP */
- #define ARIZONA_MICB2_LVL_MASK 0x01E0 /* MICB2_LVL - [8:5] */
- #define ARIZONA_MICB2_LVL_SHIFT 5 /* MICB2_LVL - [8:5] */
- #define ARIZONA_MICB2_LVL_WIDTH 4 /* MICB2_LVL - [8:5] */
- #define ARIZONA_MICB2_FAST 0x0010 /* MICB2_FAST */
- #define ARIZONA_MICB2_FAST_MASK 0x0010 /* MICB2_FAST */
- #define ARIZONA_MICB2_FAST_SHIFT 4 /* MICB2_FAST */
- #define ARIZONA_MICB2_FAST_WIDTH 1 /* MICB2_FAST */
- #define ARIZONA_MICB2_RATE 0x0008 /* MICB2_RATE */
- #define ARIZONA_MICB2_RATE_MASK 0x0008 /* MICB2_RATE */
- #define ARIZONA_MICB2_RATE_SHIFT 3 /* MICB2_RATE */
- #define ARIZONA_MICB2_RATE_WIDTH 1 /* MICB2_RATE */
- #define ARIZONA_MICB2_DISCH 0x0004 /* MICB2_DISCH */
- #define ARIZONA_MICB2_DISCH_MASK 0x0004 /* MICB2_DISCH */
- #define ARIZONA_MICB2_DISCH_SHIFT 2 /* MICB2_DISCH */
- #define ARIZONA_MICB2_DISCH_WIDTH 1 /* MICB2_DISCH */
- #define ARIZONA_MICB2_BYPASS 0x0002 /* MICB2_BYPASS */
- #define ARIZONA_MICB2_BYPASS_MASK 0x0002 /* MICB2_BYPASS */
- #define ARIZONA_MICB2_BYPASS_SHIFT 1 /* MICB2_BYPASS */
- #define ARIZONA_MICB2_BYPASS_WIDTH 1 /* MICB2_BYPASS */
- #define ARIZONA_MICB2_ENA 0x0001 /* MICB2_ENA */
- #define ARIZONA_MICB2_ENA_MASK 0x0001 /* MICB2_ENA */
- #define ARIZONA_MICB2_ENA_SHIFT 0 /* MICB2_ENA */
- #define ARIZONA_MICB2_ENA_WIDTH 1 /* MICB2_ENA */
- /*
- * R538 (0x21A) - Mic Bias Ctrl 3
- */
- #define ARIZONA_MICB3_EXT_CAP 0x8000 /* MICB3_EXT_CAP */
- #define ARIZONA_MICB3_EXT_CAP_MASK 0x8000 /* MICB3_EXT_CAP */
- #define ARIZONA_MICB3_EXT_CAP_SHIFT 15 /* MICB3_EXT_CAP */
- #define ARIZONA_MICB3_EXT_CAP_WIDTH 1 /* MICB3_EXT_CAP */
- #define ARIZONA_MICB3_LVL_MASK 0x01E0 /* MICB3_LVL - [8:5] */
- #define ARIZONA_MICB3_LVL_SHIFT 5 /* MICB3_LVL - [8:5] */
- #define ARIZONA_MICB3_LVL_WIDTH 4 /* MICB3_LVL - [8:5] */
- #define ARIZONA_MICB3_FAST 0x0010 /* MICB3_FAST */
- #define ARIZONA_MICB3_FAST_MASK 0x0010 /* MICB3_FAST */
- #define ARIZONA_MICB3_FAST_SHIFT 4 /* MICB3_FAST */
- #define ARIZONA_MICB3_FAST_WIDTH 1 /* MICB3_FAST */
- #define ARIZONA_MICB3_RATE 0x0008 /* MICB3_RATE */
- #define ARIZONA_MICB3_RATE_MASK 0x0008 /* MICB3_RATE */
- #define ARIZONA_MICB3_RATE_SHIFT 3 /* MICB3_RATE */
- #define ARIZONA_MICB3_RATE_WIDTH 1 /* MICB3_RATE */
- #define ARIZONA_MICB3_DISCH 0x0004 /* MICB3_DISCH */
- #define ARIZONA_MICB3_DISCH_MASK 0x0004 /* MICB3_DISCH */
- #define ARIZONA_MICB3_DISCH_SHIFT 2 /* MICB3_DISCH */
- #define ARIZONA_MICB3_DISCH_WIDTH 1 /* MICB3_DISCH */
- #define ARIZONA_MICB3_BYPASS 0x0002 /* MICB3_BYPASS */
- #define ARIZONA_MICB3_BYPASS_MASK 0x0002 /* MICB3_BYPASS */
- #define ARIZONA_MICB3_BYPASS_SHIFT 1 /* MICB3_BYPASS */
- #define ARIZONA_MICB3_BYPASS_WIDTH 1 /* MICB3_BYPASS */
- #define ARIZONA_MICB3_ENA 0x0001 /* MICB3_ENA */
- #define ARIZONA_MICB3_ENA_MASK 0x0001 /* MICB3_ENA */
- #define ARIZONA_MICB3_ENA_SHIFT 0 /* MICB3_ENA */
- #define ARIZONA_MICB3_ENA_WIDTH 1 /* MICB3_ENA */
- /*
- * R659 (0x293) - Accessory Detect Mode 1
- */
- #define ARIZONA_ACCDET_SRC 0x2000 /* ACCDET_SRC */
- #define ARIZONA_ACCDET_SRC_MASK 0x2000 /* ACCDET_SRC */
- #define ARIZONA_ACCDET_SRC_SHIFT 13 /* ACCDET_SRC */
- #define ARIZONA_ACCDET_SRC_WIDTH 1 /* ACCDET_SRC */
- #define ARIZONA_ACCDET_MODE_MASK 0x0003 /* ACCDET_MODE - [1:0] */
- #define ARIZONA_ACCDET_MODE_SHIFT 0 /* ACCDET_MODE - [1:0] */
- #define ARIZONA_ACCDET_MODE_WIDTH 2 /* ACCDET_MODE - [1:0] */
- /*
- * R667 (0x29B) - Headphone Detect 1
- */
- #define ARIZONA_HP_IMPEDANCE_RANGE_MASK 0x0600 /* HP_IMPEDANCE_RANGE - [10:9] */
- #define ARIZONA_HP_IMPEDANCE_RANGE_SHIFT 9 /* HP_IMPEDANCE_RANGE - [10:9] */
- #define ARIZONA_HP_IMPEDANCE_RANGE_WIDTH 2 /* HP_IMPEDANCE_RANGE - [10:9] */
- #define ARIZONA_HP_STEP_SIZE 0x0100 /* HP_STEP_SIZE */
- #define ARIZONA_HP_STEP_SIZE_MASK 0x0100 /* HP_STEP_SIZE */
- #define ARIZONA_HP_STEP_SIZE_SHIFT 8 /* HP_STEP_SIZE */
- #define ARIZONA_HP_STEP_SIZE_WIDTH 1 /* HP_STEP_SIZE */
- #define ARIZONA_HP_HOLDTIME_MASK 0x00E0 /* HP_HOLDTIME - [7:5] */
- #define ARIZONA_HP_HOLDTIME_SHIFT 5 /* HP_HOLDTIME - [7:5] */
- #define ARIZONA_HP_HOLDTIME_WIDTH 3 /* HP_HOLDTIME - [7:5] */
- #define ARIZONA_HP_CLK_DIV_MASK 0x0018 /* HP_CLK_DIV - [4:3] */
- #define ARIZONA_HP_CLK_DIV_SHIFT 3 /* HP_CLK_DIV - [4:3] */
- #define ARIZONA_HP_CLK_DIV_WIDTH 2 /* HP_CLK_DIV - [4:3] */
- #define ARIZONA_HP_IDAC_STEER 0x0004 /* HP_IDAC_STEER */
- #define ARIZONA_HP_IDAC_STEER_MASK 0x0004 /* HP_IDAC_STEER */
- #define ARIZONA_HP_IDAC_STEER_SHIFT 2 /* HP_IDAC_STEER */
- #define ARIZONA_HP_IDAC_STEER_WIDTH 1 /* HP_IDAC_STEER */
- #define ARIZONA_HP_RATE 0x0002 /* HP_RATE */
- #define ARIZONA_HP_RATE_MASK 0x0002 /* HP_RATE */
- #define ARIZONA_HP_RATE_SHIFT 1 /* HP_RATE */
- #define ARIZONA_HP_RATE_WIDTH 1 /* HP_RATE */
- #define ARIZONA_HP_POLL 0x0001 /* HP_POLL */
- #define ARIZONA_HP_POLL_MASK 0x0001 /* HP_POLL */
- #define ARIZONA_HP_POLL_SHIFT 0 /* HP_POLL */
- #define ARIZONA_HP_POLL_WIDTH 1 /* HP_POLL */
- /*
- * R668 (0x29C) - Headphone Detect 2
- */
- #define ARIZONA_HP_DONE 0x0080 /* HP_DONE */
- #define ARIZONA_HP_DONE_MASK 0x0080 /* HP_DONE */
- #define ARIZONA_HP_DONE_SHIFT 7 /* HP_DONE */
- #define ARIZONA_HP_DONE_WIDTH 1 /* HP_DONE */
- #define ARIZONA_HP_LVL_MASK 0x007F /* HP_LVL - [6:0] */
- #define ARIZONA_HP_LVL_SHIFT 0 /* HP_LVL - [6:0] */
- #define ARIZONA_HP_LVL_WIDTH 7 /* HP_LVL - [6:0] */
- #define ARIZONA_HP_DONE_B 0x8000 /* HP_DONE */
- #define ARIZONA_HP_DONE_B_MASK 0x8000 /* HP_DONE */
- #define ARIZONA_HP_DONE_B_SHIFT 15 /* HP_DONE */
- #define ARIZONA_HP_DONE_B_WIDTH 1 /* HP_DONE */
- #define ARIZONA_HP_LVL_B_MASK 0x7FFF /* HP_LVL - [14:0] */
- #define ARIZONA_HP_LVL_B_SHIFT 0 /* HP_LVL - [14:0] */
- #define ARIZONA_HP_LVL_B_WIDTH 15 /* HP_LVL - [14:0] */
- /*
- * R674 (0x2A2) - MICD clamp control
- */
- #define ARIZONA_MICD_CLAMP_MODE_MASK 0x000F /* MICD_CLAMP_MODE - [3:0] */
- #define ARIZONA_MICD_CLAMP_MODE_SHIFT 0 /* MICD_CLAMP_MODE - [3:0] */
- #define ARIZONA_MICD_CLAMP_MODE_WIDTH 4 /* MICD_CLAMP_MODE - [3:0] */
- /*
- * R675 (0x2A3) - Mic Detect 1
- */
- #define ARIZONA_MICD_BIAS_STARTTIME_MASK 0xF000 /* MICD_BIAS_STARTTIME - [15:12] */
- #define ARIZONA_MICD_BIAS_STARTTIME_SHIFT 12 /* MICD_BIAS_STARTTIME - [15:12] */
- #define ARIZONA_MICD_BIAS_STARTTIME_WIDTH 4 /* MICD_BIAS_STARTTIME - [15:12] */
- #define ARIZONA_MICD_RATE_MASK 0x0F00 /* MICD_RATE - [11:8] */
- #define ARIZONA_MICD_RATE_SHIFT 8 /* MICD_RATE - [11:8] */
- #define ARIZONA_MICD_RATE_WIDTH 4 /* MICD_RATE - [11:8] */
- #define ARIZONA_MICD_BIAS_SRC_MASK 0x0030 /* MICD_BIAS_SRC - [5:4] */
- #define ARIZONA_MICD_BIAS_SRC_SHIFT 4 /* MICD_BIAS_SRC - [5:4] */
- #define ARIZONA_MICD_BIAS_SRC_WIDTH 2 /* MICD_BIAS_SRC - [5:4] */
- #define ARIZONA_MICD_DBTIME 0x0002 /* MICD_DBTIME */
- #define ARIZONA_MICD_DBTIME_MASK 0x0002 /* MICD_DBTIME */
- #define ARIZONA_MICD_DBTIME_SHIFT 1 /* MICD_DBTIME */
- #define ARIZONA_MICD_DBTIME_WIDTH 1 /* MICD_DBTIME */
- #define ARIZONA_MICD_ENA 0x0001 /* MICD_ENA */
- #define ARIZONA_MICD_ENA_MASK 0x0001 /* MICD_ENA */
- #define ARIZONA_MICD_ENA_SHIFT 0 /* MICD_ENA */
- #define ARIZONA_MICD_ENA_WIDTH 1 /* MICD_ENA */
- /*
- * R676 (0x2A4) - Mic Detect 2
- */
- #define ARIZONA_MICD_LVL_SEL_MASK 0x00FF /* MICD_LVL_SEL - [7:0] */
- #define ARIZONA_MICD_LVL_SEL_SHIFT 0 /* MICD_LVL_SEL - [7:0] */
- #define ARIZONA_MICD_LVL_SEL_WIDTH 8 /* MICD_LVL_SEL - [7:0] */
- /*
- * R677 (0x2A5) - Mic Detect 3
- */
- #define ARIZONA_MICD_LVL_MASK 0x07FC /* MICD_LVL - [10:2] */
- #define ARIZONA_MICD_LVL_SHIFT 2 /* MICD_LVL - [10:2] */
- #define ARIZONA_MICD_LVL_WIDTH 9 /* MICD_LVL - [10:2] */
- #define ARIZONA_MICD_VALID 0x0002 /* MICD_VALID */
- #define ARIZONA_MICD_VALID_MASK 0x0002 /* MICD_VALID */
- #define ARIZONA_MICD_VALID_SHIFT 1 /* MICD_VALID */
- #define ARIZONA_MICD_VALID_WIDTH 1 /* MICD_VALID */
- #define ARIZONA_MICD_STS 0x0001 /* MICD_STS */
- #define ARIZONA_MICD_STS_MASK 0x0001 /* MICD_STS */
- #define ARIZONA_MICD_STS_SHIFT 0 /* MICD_STS */
- #define ARIZONA_MICD_STS_WIDTH 1 /* MICD_STS */
- /*
- * R707 (0x2C3) - Mic noise mix control 1
- */
- #define ARIZONA_MICMUTE_RATE_MASK 0x7800 /* MICMUTE_RATE - [14:11] */
- #define ARIZONA_MICMUTE_RATE_SHIFT 11 /* MICMUTE_RATE - [14:11] */
- #define ARIZONA_MICMUTE_RATE_WIDTH 4 /* MICMUTE_RATE - [14:11] */
- #define ARIZONA_MICMUTE_MIX_ENA 0x0040 /* MICMUTE_MIX_ENA */
- #define ARIZONA_MICMUTE_MIX_ENA_MASK 0x0040 /* MICMUTE_MIX_ENA */
- #define ARIZONA_MICMUTE_MIX_ENA_SHIFT 6 /* MICMUTE_MIX_ENA */
- #define ARIZONA_MICMUTE_MIX_ENA_WIDTH 1 /* MICMUTE_MIX_ENA */
- /*
- * R715 (0x2CB) - Isolation control
- */
- #define ARIZONA_ISOLATE_DCVDD1 0x0001 /* ISOLATE_DCVDD1 */
- #define ARIZONA_ISOLATE_DCVDD1_MASK 0x0001 /* ISOLATE_DCVDD1 */
- #define ARIZONA_ISOLATE_DCVDD1_SHIFT 0 /* ISOLATE_DCVDD1 */
- #define ARIZONA_ISOLATE_DCVDD1_WIDTH 1 /* ISOLATE_DCVDD1 */
- /*
- * R723 (0x2D3) - Jack detect analogue
- */
- #define ARIZONA_JD2_ENA 0x0002 /* JD2_ENA */
- #define ARIZONA_JD2_ENA_MASK 0x0002 /* JD2_ENA */
- #define ARIZONA_JD2_ENA_SHIFT 1 /* JD2_ENA */
- #define ARIZONA_JD2_ENA_WIDTH 1 /* JD2_ENA */
- #define ARIZONA_JD1_ENA 0x0001 /* JD1_ENA */
- #define ARIZONA_JD1_ENA_MASK 0x0001 /* JD1_ENA */
- #define ARIZONA_JD1_ENA_SHIFT 0 /* JD1_ENA */
- #define ARIZONA_JD1_ENA_WIDTH 1 /* JD1_ENA */
- /*
- * R768 (0x300) - Input Enables
- */
- #define ARIZONA_IN4L_ENA 0x0080 /* IN4L_ENA */
- #define ARIZONA_IN4L_ENA_MASK 0x0080 /* IN4L_ENA */
- #define ARIZONA_IN4L_ENA_SHIFT 7 /* IN4L_ENA */
- #define ARIZONA_IN4L_ENA_WIDTH 1 /* IN4L_ENA */
- #define ARIZONA_IN4R_ENA 0x0040 /* IN4R_ENA */
- #define ARIZONA_IN4R_ENA_MASK 0x0040 /* IN4R_ENA */
- #define ARIZONA_IN4R_ENA_SHIFT 6 /* IN4R_ENA */
- #define ARIZONA_IN4R_ENA_WIDTH 1 /* IN4R_ENA */
- #define ARIZONA_IN3L_ENA 0x0020 /* IN3L_ENA */
- #define ARIZONA_IN3L_ENA_MASK 0x0020 /* IN3L_ENA */
- #define ARIZONA_IN3L_ENA_SHIFT 5 /* IN3L_ENA */
- #define ARIZONA_IN3L_ENA_WIDTH 1 /* IN3L_ENA */
- #define ARIZONA_IN3R_ENA 0x0010 /* IN3R_ENA */
- #define ARIZONA_IN3R_ENA_MASK 0x0010 /* IN3R_ENA */
- #define ARIZONA_IN3R_ENA_SHIFT 4 /* IN3R_ENA */
- #define ARIZONA_IN3R_ENA_WIDTH 1 /* IN3R_ENA */
- #define ARIZONA_IN2L_ENA 0x0008 /* IN2L_ENA */
- #define ARIZONA_IN2L_ENA_MASK 0x0008 /* IN2L_ENA */
- #define ARIZONA_IN2L_ENA_SHIFT 3 /* IN2L_ENA */
- #define ARIZONA_IN2L_ENA_WIDTH 1 /* IN2L_ENA */
- #define ARIZONA_IN2R_ENA 0x0004 /* IN2R_ENA */
- #define ARIZONA_IN2R_ENA_MASK 0x0004 /* IN2R_ENA */
- #define ARIZONA_IN2R_ENA_SHIFT 2 /* IN2R_ENA */
- #define ARIZONA_IN2R_ENA_WIDTH 1 /* IN2R_ENA */
- #define ARIZONA_IN1L_ENA 0x0002 /* IN1L_ENA */
- #define ARIZONA_IN1L_ENA_MASK 0x0002 /* IN1L_ENA */
- #define ARIZONA_IN1L_ENA_SHIFT 1 /* IN1L_ENA */
- #define ARIZONA_IN1L_ENA_WIDTH 1 /* IN1L_ENA */
- #define ARIZONA_IN1R_ENA 0x0001 /* IN1R_ENA */
- #define ARIZONA_IN1R_ENA_MASK 0x0001 /* IN1R_ENA */
- #define ARIZONA_IN1R_ENA_SHIFT 0 /* IN1R_ENA */
- #define ARIZONA_IN1R_ENA_WIDTH 1 /* IN1R_ENA */
- /*
- * R776 (0x308) - Input Rate
- */
- #define ARIZONA_IN_RATE_MASK 0x7800 /* IN_RATE - [14:11] */
- #define ARIZONA_IN_RATE_SHIFT 11 /* IN_RATE - [14:11] */
- #define ARIZONA_IN_RATE_WIDTH 4 /* IN_RATE - [14:11] */
- /*
- * R777 (0x309) - Input Volume Ramp
- */
- #define ARIZONA_IN_VD_RAMP_MASK 0x0070 /* IN_VD_RAMP - [6:4] */
- #define ARIZONA_IN_VD_RAMP_SHIFT 4 /* IN_VD_RAMP - [6:4] */
- #define ARIZONA_IN_VD_RAMP_WIDTH 3 /* IN_VD_RAMP - [6:4] */
- #define ARIZONA_IN_VI_RAMP_MASK 0x0007 /* IN_VI_RAMP - [2:0] */
- #define ARIZONA_IN_VI_RAMP_SHIFT 0 /* IN_VI_RAMP - [2:0] */
- #define ARIZONA_IN_VI_RAMP_WIDTH 3 /* IN_VI_RAMP - [2:0] */
- /*
- * R784 (0x310) - IN1L Control
- */
- #define ARIZONA_IN1_OSR_MASK 0x6000 /* IN1_OSR - [14:13] */
- #define ARIZONA_IN1_OSR_SHIFT 13 /* IN1_OSR - [14:13] */
- #define ARIZONA_IN1_OSR_WIDTH 2 /* IN1_OSR - [14:13] */
- #define ARIZONA_IN1_DMIC_SUP_MASK 0x1800 /* IN1_DMIC_SUP - [12:11] */
- #define ARIZONA_IN1_DMIC_SUP_SHIFT 11 /* IN1_DMIC_SUP - [12:11] */
- #define ARIZONA_IN1_DMIC_SUP_WIDTH 2 /* IN1_DMIC_SUP - [12:11] */
- #define ARIZONA_IN1_MODE_MASK 0x0600 /* IN1_MODE - [10:9] */
- #define ARIZONA_IN1_MODE_SHIFT 9 /* IN1_MODE - [10:9] */
- #define ARIZONA_IN1_MODE_WIDTH 2 /* IN1_MODE - [10:9] */
- #define ARIZONA_IN1L_PGA_VOL_MASK 0x00FE /* IN1L_PGA_VOL - [7:1] */
- #define ARIZONA_IN1L_PGA_VOL_SHIFT 1 /* IN1L_PGA_VOL - [7:1] */
- #define ARIZONA_IN1L_PGA_VOL_WIDTH 7 /* IN1L_PGA_VOL - [7:1] */
- /*
- * R785 (0x311) - ADC Digital Volume 1L
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN1L_MUTE 0x0100 /* IN1L_MUTE */
- #define ARIZONA_IN1L_MUTE_MASK 0x0100 /* IN1L_MUTE */
- #define ARIZONA_IN1L_MUTE_SHIFT 8 /* IN1L_MUTE */
- #define ARIZONA_IN1L_MUTE_WIDTH 1 /* IN1L_MUTE */
- #define ARIZONA_IN1L_DIG_VOL_MASK 0x00FF /* IN1L_DIG_VOL - [7:0] */
- #define ARIZONA_IN1L_DIG_VOL_SHIFT 0 /* IN1L_DIG_VOL - [7:0] */
- #define ARIZONA_IN1L_DIG_VOL_WIDTH 8 /* IN1L_DIG_VOL - [7:0] */
- /*
- * R786 (0x312) - DMIC1L Control
- */
- #define ARIZONA_IN1_DMICL_DLY_MASK 0x003F /* IN1_DMICL_DLY - [5:0] */
- #define ARIZONA_IN1_DMICL_DLY_SHIFT 0 /* IN1_DMICL_DLY - [5:0] */
- #define ARIZONA_IN1_DMICL_DLY_WIDTH 6 /* IN1_DMICL_DLY - [5:0] */
- /*
- * R788 (0x314) - IN1R Control
- */
- #define ARIZONA_IN1R_PGA_VOL_MASK 0x00FE /* IN1R_PGA_VOL - [7:1] */
- #define ARIZONA_IN1R_PGA_VOL_SHIFT 1 /* IN1R_PGA_VOL - [7:1] */
- #define ARIZONA_IN1R_PGA_VOL_WIDTH 7 /* IN1R_PGA_VOL - [7:1] */
- /*
- * R789 (0x315) - ADC Digital Volume 1R
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN1R_MUTE 0x0100 /* IN1R_MUTE */
- #define ARIZONA_IN1R_MUTE_MASK 0x0100 /* IN1R_MUTE */
- #define ARIZONA_IN1R_MUTE_SHIFT 8 /* IN1R_MUTE */
- #define ARIZONA_IN1R_MUTE_WIDTH 1 /* IN1R_MUTE */
- #define ARIZONA_IN1R_DIG_VOL_MASK 0x00FF /* IN1R_DIG_VOL - [7:0] */
- #define ARIZONA_IN1R_DIG_VOL_SHIFT 0 /* IN1R_DIG_VOL - [7:0] */
- #define ARIZONA_IN1R_DIG_VOL_WIDTH 8 /* IN1R_DIG_VOL - [7:0] */
- /*
- * R790 (0x316) - DMIC1R Control
- */
- #define ARIZONA_IN1_DMICR_DLY_MASK 0x003F /* IN1_DMICR_DLY - [5:0] */
- #define ARIZONA_IN1_DMICR_DLY_SHIFT 0 /* IN1_DMICR_DLY - [5:0] */
- #define ARIZONA_IN1_DMICR_DLY_WIDTH 6 /* IN1_DMICR_DLY - [5:0] */
- /*
- * R792 (0x318) - IN2L Control
- */
- #define ARIZONA_IN2_OSR_MASK 0x6000 /* IN2_OSR - [14:13] */
- #define ARIZONA_IN2_OSR_SHIFT 13 /* IN2_OSR - [14:13] */
- #define ARIZONA_IN2_OSR_WIDTH 2 /* IN2_OSR - [14:13] */
- #define ARIZONA_IN2_DMIC_SUP_MASK 0x1800 /* IN2_DMIC_SUP - [12:11] */
- #define ARIZONA_IN2_DMIC_SUP_SHIFT 11 /* IN2_DMIC_SUP - [12:11] */
- #define ARIZONA_IN2_DMIC_SUP_WIDTH 2 /* IN2_DMIC_SUP - [12:11] */
- #define ARIZONA_IN2_MODE_MASK 0x0600 /* IN2_MODE - [10:9] */
- #define ARIZONA_IN2_MODE_SHIFT 9 /* IN2_MODE - [10:9] */
- #define ARIZONA_IN2_MODE_WIDTH 2 /* IN2_MODE - [10:9] */
- #define ARIZONA_IN2L_PGA_VOL_MASK 0x00FE /* IN2L_PGA_VOL - [7:1] */
- #define ARIZONA_IN2L_PGA_VOL_SHIFT 1 /* IN2L_PGA_VOL - [7:1] */
- #define ARIZONA_IN2L_PGA_VOL_WIDTH 7 /* IN2L_PGA_VOL - [7:1] */
- /*
- * R793 (0x319) - ADC Digital Volume 2L
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN2L_MUTE 0x0100 /* IN2L_MUTE */
- #define ARIZONA_IN2L_MUTE_MASK 0x0100 /* IN2L_MUTE */
- #define ARIZONA_IN2L_MUTE_SHIFT 8 /* IN2L_MUTE */
- #define ARIZONA_IN2L_MUTE_WIDTH 1 /* IN2L_MUTE */
- #define ARIZONA_IN2L_DIG_VOL_MASK 0x00FF /* IN2L_DIG_VOL - [7:0] */
- #define ARIZONA_IN2L_DIG_VOL_SHIFT 0 /* IN2L_DIG_VOL - [7:0] */
- #define ARIZONA_IN2L_DIG_VOL_WIDTH 8 /* IN2L_DIG_VOL - [7:0] */
- /*
- * R794 (0x31A) - DMIC2L Control
- */
- #define ARIZONA_IN2_DMICL_DLY_MASK 0x003F /* IN2_DMICL_DLY - [5:0] */
- #define ARIZONA_IN2_DMICL_DLY_SHIFT 0 /* IN2_DMICL_DLY - [5:0] */
- #define ARIZONA_IN2_DMICL_DLY_WIDTH 6 /* IN2_DMICL_DLY - [5:0] */
- /*
- * R796 (0x31C) - IN2R Control
- */
- #define ARIZONA_IN2R_PGA_VOL_MASK 0x00FE /* IN2R_PGA_VOL - [7:1] */
- #define ARIZONA_IN2R_PGA_VOL_SHIFT 1 /* IN2R_PGA_VOL - [7:1] */
- #define ARIZONA_IN2R_PGA_VOL_WIDTH 7 /* IN2R_PGA_VOL - [7:1] */
- /*
- * R797 (0x31D) - ADC Digital Volume 2R
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN2R_MUTE 0x0100 /* IN2R_MUTE */
- #define ARIZONA_IN2R_MUTE_MASK 0x0100 /* IN2R_MUTE */
- #define ARIZONA_IN2R_MUTE_SHIFT 8 /* IN2R_MUTE */
- #define ARIZONA_IN2R_MUTE_WIDTH 1 /* IN2R_MUTE */
- #define ARIZONA_IN2R_DIG_VOL_MASK 0x00FF /* IN2R_DIG_VOL - [7:0] */
- #define ARIZONA_IN2R_DIG_VOL_SHIFT 0 /* IN2R_DIG_VOL - [7:0] */
- #define ARIZONA_IN2R_DIG_VOL_WIDTH 8 /* IN2R_DIG_VOL - [7:0] */
- /*
- * R798 (0x31E) - DMIC2R Control
- */
- #define ARIZONA_IN2_DMICR_DLY_MASK 0x003F /* IN2_DMICR_DLY - [5:0] */
- #define ARIZONA_IN2_DMICR_DLY_SHIFT 0 /* IN2_DMICR_DLY - [5:0] */
- #define ARIZONA_IN2_DMICR_DLY_WIDTH 6 /* IN2_DMICR_DLY - [5:0] */
- /*
- * R800 (0x320) - IN3L Control
- */
- #define ARIZONA_IN3_OSR_MASK 0x6000 /* IN3_OSR - [14:13] */
- #define ARIZONA_IN3_OSR_SHIFT 13 /* IN3_OSR - [14:13] */
- #define ARIZONA_IN3_OSR_WIDTH 2 /* IN3_OSR - [14:13] */
- #define ARIZONA_IN3_DMIC_SUP_MASK 0x1800 /* IN3_DMIC_SUP - [12:11] */
- #define ARIZONA_IN3_DMIC_SUP_SHIFT 11 /* IN3_DMIC_SUP - [12:11] */
- #define ARIZONA_IN3_DMIC_SUP_WIDTH 2 /* IN3_DMIC_SUP - [12:11] */
- #define ARIZONA_IN3_MODE_MASK 0x0600 /* IN3_MODE - [10:9] */
- #define ARIZONA_IN3_MODE_SHIFT 9 /* IN3_MODE - [10:9] */
- #define ARIZONA_IN3_MODE_WIDTH 2 /* IN3_MODE - [10:9] */
- #define ARIZONA_IN3L_PGA_VOL_MASK 0x00FE /* IN3L_PGA_VOL - [7:1] */
- #define ARIZONA_IN3L_PGA_VOL_SHIFT 1 /* IN3L_PGA_VOL - [7:1] */
- #define ARIZONA_IN3L_PGA_VOL_WIDTH 7 /* IN3L_PGA_VOL - [7:1] */
- /*
- * R801 (0x321) - ADC Digital Volume 3L
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN3L_MUTE 0x0100 /* IN3L_MUTE */
- #define ARIZONA_IN3L_MUTE_MASK 0x0100 /* IN3L_MUTE */
- #define ARIZONA_IN3L_MUTE_SHIFT 8 /* IN3L_MUTE */
- #define ARIZONA_IN3L_MUTE_WIDTH 1 /* IN3L_MUTE */
- #define ARIZONA_IN3L_DIG_VOL_MASK 0x00FF /* IN3L_DIG_VOL - [7:0] */
- #define ARIZONA_IN3L_DIG_VOL_SHIFT 0 /* IN3L_DIG_VOL - [7:0] */
- #define ARIZONA_IN3L_DIG_VOL_WIDTH 8 /* IN3L_DIG_VOL - [7:0] */
- /*
- * R802 (0x322) - DMIC3L Control
- */
- #define ARIZONA_IN3_DMICL_DLY_MASK 0x003F /* IN3_DMICL_DLY - [5:0] */
- #define ARIZONA_IN3_DMICL_DLY_SHIFT 0 /* IN3_DMICL_DLY - [5:0] */
- #define ARIZONA_IN3_DMICL_DLY_WIDTH 6 /* IN3_DMICL_DLY - [5:0] */
- /*
- * R804 (0x324) - IN3R Control
- */
- #define ARIZONA_IN3R_PGA_VOL_MASK 0x00FE /* IN3R_PGA_VOL - [7:1] */
- #define ARIZONA_IN3R_PGA_VOL_SHIFT 1 /* IN3R_PGA_VOL - [7:1] */
- #define ARIZONA_IN3R_PGA_VOL_WIDTH 7 /* IN3R_PGA_VOL - [7:1] */
- /*
- * R805 (0x325) - ADC Digital Volume 3R
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN3R_MUTE 0x0100 /* IN3R_MUTE */
- #define ARIZONA_IN3R_MUTE_MASK 0x0100 /* IN3R_MUTE */
- #define ARIZONA_IN3R_MUTE_SHIFT 8 /* IN3R_MUTE */
- #define ARIZONA_IN3R_MUTE_WIDTH 1 /* IN3R_MUTE */
- #define ARIZONA_IN3R_DIG_VOL_MASK 0x00FF /* IN3R_DIG_VOL - [7:0] */
- #define ARIZONA_IN3R_DIG_VOL_SHIFT 0 /* IN3R_DIG_VOL - [7:0] */
- #define ARIZONA_IN3R_DIG_VOL_WIDTH 8 /* IN3R_DIG_VOL - [7:0] */
- /*
- * R806 (0x326) - DMIC3R Control
- */
- #define ARIZONA_IN3_DMICR_DLY_MASK 0x003F /* IN3_DMICR_DLY - [5:0] */
- #define ARIZONA_IN3_DMICR_DLY_SHIFT 0 /* IN3_DMICR_DLY - [5:0] */
- #define ARIZONA_IN3_DMICR_DLY_WIDTH 6 /* IN3_DMICR_DLY - [5:0] */
- /*
- * R808 (0x328) - IN4 Control
- */
- #define ARIZONA_IN4_OSR_MASK 0x6000 /* IN4_OSR - [14:13] */
- #define ARIZONA_IN4_OSR_SHIFT 13 /* IN4_OSR - [14:13] */
- #define ARIZONA_IN4_OSR_WIDTH 2 /* IN4_OSR - [14:13] */
- #define ARIZONA_IN4_DMIC_SUP_MASK 0x1800 /* IN4_DMIC_SUP - [12:11] */
- #define ARIZONA_IN4_DMIC_SUP_SHIFT 11 /* IN4_DMIC_SUP - [12:11] */
- #define ARIZONA_IN4_DMIC_SUP_WIDTH 2 /* IN4_DMIC_SUP - [12:11] */
- /*
- * R809 (0x329) - ADC Digital Volume 4L
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN4L_MUTE 0x0100 /* IN4L_MUTE */
- #define ARIZONA_IN4L_MUTE_MASK 0x0100 /* IN4L_MUTE */
- #define ARIZONA_IN4L_MUTE_SHIFT 8 /* IN4L_MUTE */
- #define ARIZONA_IN4L_MUTE_WIDTH 1 /* IN4L_MUTE */
- #define ARIZONA_IN4L_DIG_VOL_MASK 0x00FF /* IN4L_DIG_VOL - [7:0] */
- #define ARIZONA_IN4L_DIG_VOL_SHIFT 0 /* IN4L_DIG_VOL - [7:0] */
- #define ARIZONA_IN4L_DIG_VOL_WIDTH 8 /* IN4L_DIG_VOL - [7:0] */
- /*
- * R810 (0x32A) - DMIC4L Control
- */
- #define ARIZONA_IN4L_DMIC_DLY_MASK 0x003F /* IN4L_DMIC_DLY - [5:0] */
- #define ARIZONA_IN4L_DMIC_DLY_SHIFT 0 /* IN4L_DMIC_DLY - [5:0] */
- #define ARIZONA_IN4L_DMIC_DLY_WIDTH 6 /* IN4L_DMIC_DLY - [5:0] */
- /*
- * R813 (0x32D) - ADC Digital Volume 4R
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN4R_MUTE 0x0100 /* IN4R_MUTE */
- #define ARIZONA_IN4R_MUTE_MASK 0x0100 /* IN4R_MUTE */
- #define ARIZONA_IN4R_MUTE_SHIFT 8 /* IN4R_MUTE */
- #define ARIZONA_IN4R_MUTE_WIDTH 1 /* IN4R_MUTE */
- #define ARIZONA_IN4R_DIG_VOL_MASK 0x00FF /* IN4R_DIG_VOL - [7:0] */
- #define ARIZONA_IN4R_DIG_VOL_SHIFT 0 /* IN4R_DIG_VOL - [7:0] */
- #define ARIZONA_IN4R_DIG_VOL_WIDTH 8 /* IN4R_DIG_VOL - [7:0] */
- /*
- * R814 (0x32E) - DMIC4R Control
- */
- #define ARIZONA_IN4R_DMIC_DLY_MASK 0x003F /* IN4R_DMIC_DLY - [5:0] */
- #define ARIZONA_IN4R_DMIC_DLY_SHIFT 0 /* IN4R_DMIC_DLY - [5:0] */
- #define ARIZONA_IN4R_DMIC_DLY_WIDTH 6 /* IN4R_DMIC_DLY - [5:0] */
- /*
- * R1024 (0x400) - Output Enables 1
- */
- #define ARIZONA_OUT6L_ENA 0x0800 /* OUT6L_ENA */
- #define ARIZONA_OUT6L_ENA_MASK 0x0800 /* OUT6L_ENA */
- #define ARIZONA_OUT6L_ENA_SHIFT 11 /* OUT6L_ENA */
- #define ARIZONA_OUT6L_ENA_WIDTH 1 /* OUT6L_ENA */
- #define ARIZONA_OUT6R_ENA 0x0400 /* OUT6R_ENA */
- #define ARIZONA_OUT6R_ENA_MASK 0x0400 /* OUT6R_ENA */
- #define ARIZONA_OUT6R_ENA_SHIFT 10 /* OUT6R_ENA */
- #define ARIZONA_OUT6R_ENA_WIDTH 1 /* OUT6R_ENA */
- #define ARIZONA_OUT5L_ENA 0x0200 /* OUT5L_ENA */
- #define ARIZONA_OUT5L_ENA_MASK 0x0200 /* OUT5L_ENA */
- #define ARIZONA_OUT5L_ENA_SHIFT 9 /* OUT5L_ENA */
- #define ARIZONA_OUT5L_ENA_WIDTH 1 /* OUT5L_ENA */
- #define ARIZONA_OUT5R_ENA 0x0100 /* OUT5R_ENA */
- #define ARIZONA_OUT5R_ENA_MASK 0x0100 /* OUT5R_ENA */
- #define ARIZONA_OUT5R_ENA_SHIFT 8 /* OUT5R_ENA */
- #define ARIZONA_OUT5R_ENA_WIDTH 1 /* OUT5R_ENA */
- #define ARIZONA_OUT4L_ENA 0x0080 /* OUT4L_ENA */
- #define ARIZONA_OUT4L_ENA_MASK 0x0080 /* OUT4L_ENA */
- #define ARIZONA_OUT4L_ENA_SHIFT 7 /* OUT4L_ENA */
- #define ARIZONA_OUT4L_ENA_WIDTH 1 /* OUT4L_ENA */
- #define ARIZONA_OUT4R_ENA 0x0040 /* OUT4R_ENA */
- #define ARIZONA_OUT4R_ENA_MASK 0x0040 /* OUT4R_ENA */
- #define ARIZONA_OUT4R_ENA_SHIFT 6 /* OUT4R_ENA */
- #define ARIZONA_OUT4R_ENA_WIDTH 1 /* OUT4R_ENA */
- #define ARIZONA_OUT3L_ENA 0x0020 /* OUT3L_ENA */
- #define ARIZONA_OUT3L_ENA_MASK 0x0020 /* OUT3L_ENA */
- #define ARIZONA_OUT3L_ENA_SHIFT 5 /* OUT3L_ENA */
- #define ARIZONA_OUT3L_ENA_WIDTH 1 /* OUT3L_ENA */
- #define ARIZONA_OUT3R_ENA 0x0010 /* OUT3R_ENA */
- #define ARIZONA_OUT3R_ENA_MASK 0x0010 /* OUT3R_ENA */
- #define ARIZONA_OUT3R_ENA_SHIFT 4 /* OUT3R_ENA */
- #define ARIZONA_OUT3R_ENA_WIDTH 1 /* OUT3R_ENA */
- #define ARIZONA_OUT2L_ENA 0x0008 /* OUT2L_ENA */
- #define ARIZONA_OUT2L_ENA_MASK 0x0008 /* OUT2L_ENA */
- #define ARIZONA_OUT2L_ENA_SHIFT 3 /* OUT2L_ENA */
- #define ARIZONA_OUT2L_ENA_WIDTH 1 /* OUT2L_ENA */
- #define ARIZONA_OUT2R_ENA 0x0004 /* OUT2R_ENA */
- #define ARIZONA_OUT2R_ENA_MASK 0x0004 /* OUT2R_ENA */
- #define ARIZONA_OUT2R_ENA_SHIFT 2 /* OUT2R_ENA */
- #define ARIZONA_OUT2R_ENA_WIDTH 1 /* OUT2R_ENA */
- #define ARIZONA_OUT1L_ENA 0x0002 /* OUT1L_ENA */
- #define ARIZONA_OUT1L_ENA_MASK 0x0002 /* OUT1L_ENA */
- #define ARIZONA_OUT1L_ENA_SHIFT 1 /* OUT1L_ENA */
- #define ARIZONA_OUT1L_ENA_WIDTH 1 /* OUT1L_ENA */
- #define ARIZONA_OUT1R_ENA 0x0001 /* OUT1R_ENA */
- #define ARIZONA_OUT1R_ENA_MASK 0x0001 /* OUT1R_ENA */
- #define ARIZONA_OUT1R_ENA_SHIFT 0 /* OUT1R_ENA */
- #define ARIZONA_OUT1R_ENA_WIDTH 1 /* OUT1R_ENA */
- /*
- * R1025 (0x401) - Output Status 1
- */
- #define ARIZONA_OUT6L_ENA_STS 0x0800 /* OUT6L_ENA_STS */
- #define ARIZONA_OUT6L_ENA_STS_MASK 0x0800 /* OUT6L_ENA_STS */
- #define ARIZONA_OUT6L_ENA_STS_SHIFT 11 /* OUT6L_ENA_STS */
- #define ARIZONA_OUT6L_ENA_STS_WIDTH 1 /* OUT6L_ENA_STS */
- #define ARIZONA_OUT6R_ENA_STS 0x0400 /* OUT6R_ENA_STS */
- #define ARIZONA_OUT6R_ENA_STS_MASK 0x0400 /* OUT6R_ENA_STS */
- #define ARIZONA_OUT6R_ENA_STS_SHIFT 10 /* OUT6R_ENA_STS */
- #define ARIZONA_OUT6R_ENA_STS_WIDTH 1 /* OUT6R_ENA_STS */
- #define ARIZONA_OUT5L_ENA_STS 0x0200 /* OUT5L_ENA_STS */
- #define ARIZONA_OUT5L_ENA_STS_MASK 0x0200 /* OUT5L_ENA_STS */
- #define ARIZONA_OUT5L_ENA_STS_SHIFT 9 /* OUT5L_ENA_STS */
- #define ARIZONA_OUT5L_ENA_STS_WIDTH 1 /* OUT5L_ENA_STS */
- #define ARIZONA_OUT5R_ENA_STS 0x0100 /* OUT5R_ENA_STS */
- #define ARIZONA_OUT5R_ENA_STS_MASK 0x0100 /* OUT5R_ENA_STS */
- #define ARIZONA_OUT5R_ENA_STS_SHIFT 8 /* OUT5R_ENA_STS */
- #define ARIZONA_OUT5R_ENA_STS_WIDTH 1 /* OUT5R_ENA_STS */
- #define ARIZONA_OUT4L_ENA_STS 0x0080 /* OUT4L_ENA_STS */
- #define ARIZONA_OUT4L_ENA_STS_MASK 0x0080 /* OUT4L_ENA_STS */
- #define ARIZONA_OUT4L_ENA_STS_SHIFT 7 /* OUT4L_ENA_STS */
- #define ARIZONA_OUT4L_ENA_STS_WIDTH 1 /* OUT4L_ENA_STS */
- #define ARIZONA_OUT4R_ENA_STS 0x0040 /* OUT4R_ENA_STS */
- #define ARIZONA_OUT4R_ENA_STS_MASK 0x0040 /* OUT4R_ENA_STS */
- #define ARIZONA_OUT4R_ENA_STS_SHIFT 6 /* OUT4R_ENA_STS */
- #define ARIZONA_OUT4R_ENA_STS_WIDTH 1 /* OUT4R_ENA_STS */
- /*
- * R1032 (0x408) - Output Rate 1
- */
- #define ARIZONA_OUT_RATE_MASK 0x7800 /* OUT_RATE - [14:11] */
- #define ARIZONA_OUT_RATE_SHIFT 11 /* OUT_RATE - [14:11] */
- #define ARIZONA_OUT_RATE_WIDTH 4 /* OUT_RATE - [14:11] */
- /*
- * R1033 (0x409) - Output Volume Ramp
- */
- #define ARIZONA_OUT_VD_RAMP_MASK 0x0070 /* OUT_VD_RAMP - [6:4] */
- #define ARIZONA_OUT_VD_RAMP_SHIFT 4 /* OUT_VD_RAMP - [6:4] */
- #define ARIZONA_OUT_VD_RAMP_WIDTH 3 /* OUT_VD_RAMP - [6:4] */
- #define ARIZONA_OUT_VI_RAMP_MASK 0x0007 /* OUT_VI_RAMP - [2:0] */
- #define ARIZONA_OUT_VI_RAMP_SHIFT 0 /* OUT_VI_RAMP - [2:0] */
- #define ARIZONA_OUT_VI_RAMP_WIDTH 3 /* OUT_VI_RAMP - [2:0] */
- /*
- * R1040 (0x410) - Output Path Config 1L
- */
- #define ARIZONA_OUT1_LP_MODE 0x8000 /* OUT1_LP_MODE */
- #define ARIZONA_OUT1_LP_MODE_MASK 0x8000 /* OUT1_LP_MODE */
- #define ARIZONA_OUT1_LP_MODE_SHIFT 15 /* OUT1_LP_MODE */
- #define ARIZONA_OUT1_LP_MODE_WIDTH 1 /* OUT1_LP_MODE */
- #define ARIZONA_OUT1_OSR 0x2000 /* OUT1_OSR */
- #define ARIZONA_OUT1_OSR_MASK 0x2000 /* OUT1_OSR */
- #define ARIZONA_OUT1_OSR_SHIFT 13 /* OUT1_OSR */
- #define ARIZONA_OUT1_OSR_WIDTH 1 /* OUT1_OSR */
- #define ARIZONA_OUT1_MONO 0x1000 /* OUT1_MONO */
- #define ARIZONA_OUT1_MONO_MASK 0x1000 /* OUT1_MONO */
- #define ARIZONA_OUT1_MONO_SHIFT 12 /* OUT1_MONO */
- #define ARIZONA_OUT1_MONO_WIDTH 1 /* OUT1_MONO */
- #define ARIZONA_OUT1L_ANC_SRC_MASK 0x0C00 /* OUT1L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1L_ANC_SRC_SHIFT 10 /* OUT1L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1L_ANC_SRC_WIDTH 2 /* OUT1L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1L_PGA_VOL_MASK 0x00FE /* OUT1L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT1L_PGA_VOL_SHIFT 1 /* OUT1L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT1L_PGA_VOL_WIDTH 7 /* OUT1L_PGA_VOL - [7:1] */
- /*
- * R1041 (0x411) - DAC Digital Volume 1L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT1L_MUTE 0x0100 /* OUT1L_MUTE */
- #define ARIZONA_OUT1L_MUTE_MASK 0x0100 /* OUT1L_MUTE */
- #define ARIZONA_OUT1L_MUTE_SHIFT 8 /* OUT1L_MUTE */
- #define ARIZONA_OUT1L_MUTE_WIDTH 1 /* OUT1L_MUTE */
- #define ARIZONA_OUT1L_VOL_MASK 0x00FF /* OUT1L_VOL - [7:0] */
- #define ARIZONA_OUT1L_VOL_SHIFT 0 /* OUT1L_VOL - [7:0] */
- #define ARIZONA_OUT1L_VOL_WIDTH 8 /* OUT1L_VOL - [7:0] */
- /*
- * R1042 (0x412) - DAC Volume Limit 1L
- */
- #define ARIZONA_OUT1L_VOL_LIM_MASK 0x00FF /* OUT1L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT1L_VOL_LIM_SHIFT 0 /* OUT1L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT1L_VOL_LIM_WIDTH 8 /* OUT1L_VOL_LIM - [7:0] */
- /*
- * R1043 (0x413) - Noise Gate Select 1L
- */
- #define ARIZONA_OUT1L_NGATE_SRC_MASK 0x0FFF /* OUT1L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT1L_NGATE_SRC_SHIFT 0 /* OUT1L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT1L_NGATE_SRC_WIDTH 12 /* OUT1L_NGATE_SRC - [11:0] */
- /*
- * R1044 (0x414) - Output Path Config 1R
- */
- #define ARIZONA_OUT1R_ANC_SRC_MASK 0x0C00 /* OUT1R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1R_ANC_SRC_SHIFT 10 /* OUT1R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1R_ANC_SRC_WIDTH 2 /* OUT1R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1R_PGA_VOL_MASK 0x00FE /* OUT1R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT1R_PGA_VOL_SHIFT 1 /* OUT1R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT1R_PGA_VOL_WIDTH 7 /* OUT1R_PGA_VOL - [7:1] */
- /*
- * R1045 (0x415) - DAC Digital Volume 1R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT1R_MUTE 0x0100 /* OUT1R_MUTE */
- #define ARIZONA_OUT1R_MUTE_MASK 0x0100 /* OUT1R_MUTE */
- #define ARIZONA_OUT1R_MUTE_SHIFT 8 /* OUT1R_MUTE */
- #define ARIZONA_OUT1R_MUTE_WIDTH 1 /* OUT1R_MUTE */
- #define ARIZONA_OUT1R_VOL_MASK 0x00FF /* OUT1R_VOL - [7:0] */
- #define ARIZONA_OUT1R_VOL_SHIFT 0 /* OUT1R_VOL - [7:0] */
- #define ARIZONA_OUT1R_VOL_WIDTH 8 /* OUT1R_VOL - [7:0] */
- /*
- * R1046 (0x416) - DAC Volume Limit 1R
- */
- #define ARIZONA_OUT1R_VOL_LIM_MASK 0x00FF /* OUT1R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT1R_VOL_LIM_SHIFT 0 /* OUT1R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT1R_VOL_LIM_WIDTH 8 /* OUT1R_VOL_LIM - [7:0] */
- /*
- * R1047 (0x417) - Noise Gate Select 1R
- */
- #define ARIZONA_OUT1R_NGATE_SRC_MASK 0x0FFF /* OUT1R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT1R_NGATE_SRC_SHIFT 0 /* OUT1R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT1R_NGATE_SRC_WIDTH 12 /* OUT1R_NGATE_SRC - [11:0] */
- /*
- * R1048 (0x418) - Output Path Config 2L
- */
- #define ARIZONA_OUT2_LP_MODE 0x8000 /* OUT2_LP_MODE */
- #define ARIZONA_OUT2_LP_MODE_MASK 0x8000 /* OUT2_LP_MODE */
- #define ARIZONA_OUT2_LP_MODE_SHIFT 15 /* OUT2_LP_MODE */
- #define ARIZONA_OUT2_LP_MODE_WIDTH 1 /* OUT2_LP_MODE */
- #define ARIZONA_OUT2_OSR 0x2000 /* OUT2_OSR */
- #define ARIZONA_OUT2_OSR_MASK 0x2000 /* OUT2_OSR */
- #define ARIZONA_OUT2_OSR_SHIFT 13 /* OUT2_OSR */
- #define ARIZONA_OUT2_OSR_WIDTH 1 /* OUT2_OSR */
- #define ARIZONA_OUT2_MONO 0x1000 /* OUT2_MONO */
- #define ARIZONA_OUT2_MONO_MASK 0x1000 /* OUT2_MONO */
- #define ARIZONA_OUT2_MONO_SHIFT 12 /* OUT2_MONO */
- #define ARIZONA_OUT2_MONO_WIDTH 1 /* OUT2_MONO */
- #define ARIZONA_OUT2L_ANC_SRC_MASK 0x0C00 /* OUT2L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2L_ANC_SRC_SHIFT 10 /* OUT2L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2L_ANC_SRC_WIDTH 2 /* OUT2L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2L_PGA_VOL_MASK 0x00FE /* OUT2L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT2L_PGA_VOL_SHIFT 1 /* OUT2L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT2L_PGA_VOL_WIDTH 7 /* OUT2L_PGA_VOL - [7:1] */
- /*
- * R1049 (0x419) - DAC Digital Volume 2L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT2L_MUTE 0x0100 /* OUT2L_MUTE */
- #define ARIZONA_OUT2L_MUTE_MASK 0x0100 /* OUT2L_MUTE */
- #define ARIZONA_OUT2L_MUTE_SHIFT 8 /* OUT2L_MUTE */
- #define ARIZONA_OUT2L_MUTE_WIDTH 1 /* OUT2L_MUTE */
- #define ARIZONA_OUT2L_VOL_MASK 0x00FF /* OUT2L_VOL - [7:0] */
- #define ARIZONA_OUT2L_VOL_SHIFT 0 /* OUT2L_VOL - [7:0] */
- #define ARIZONA_OUT2L_VOL_WIDTH 8 /* OUT2L_VOL - [7:0] */
- /*
- * R1050 (0x41A) - DAC Volume Limit 2L
- */
- #define ARIZONA_OUT2L_VOL_LIM_MASK 0x00FF /* OUT2L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT2L_VOL_LIM_SHIFT 0 /* OUT2L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT2L_VOL_LIM_WIDTH 8 /* OUT2L_VOL_LIM - [7:0] */
- /*
- * R1051 (0x41B) - Noise Gate Select 2L
- */
- #define ARIZONA_OUT2L_NGATE_SRC_MASK 0x0FFF /* OUT2L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT2L_NGATE_SRC_SHIFT 0 /* OUT2L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT2L_NGATE_SRC_WIDTH 12 /* OUT2L_NGATE_SRC - [11:0] */
- /*
- * R1052 (0x41C) - Output Path Config 2R
- */
- #define ARIZONA_OUT2R_ANC_SRC_MASK 0x0C00 /* OUT2R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2R_ANC_SRC_SHIFT 10 /* OUT2R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2R_ANC_SRC_WIDTH 2 /* OUT2R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2R_PGA_VOL_MASK 0x00FE /* OUT2R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT2R_PGA_VOL_SHIFT 1 /* OUT2R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT2R_PGA_VOL_WIDTH 7 /* OUT2R_PGA_VOL - [7:1] */
- /*
- * R1053 (0x41D) - DAC Digital Volume 2R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT2R_MUTE 0x0100 /* OUT2R_MUTE */
- #define ARIZONA_OUT2R_MUTE_MASK 0x0100 /* OUT2R_MUTE */
- #define ARIZONA_OUT2R_MUTE_SHIFT 8 /* OUT2R_MUTE */
- #define ARIZONA_OUT2R_MUTE_WIDTH 1 /* OUT2R_MUTE */
- #define ARIZONA_OUT2R_VOL_MASK 0x00FF /* OUT2R_VOL - [7:0] */
- #define ARIZONA_OUT2R_VOL_SHIFT 0 /* OUT2R_VOL - [7:0] */
- #define ARIZONA_OUT2R_VOL_WIDTH 8 /* OUT2R_VOL - [7:0] */
- /*
- * R1054 (0x41E) - DAC Volume Limit 2R
- */
- #define ARIZONA_OUT2R_VOL_LIM_MASK 0x00FF /* OUT2R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT2R_VOL_LIM_SHIFT 0 /* OUT2R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT2R_VOL_LIM_WIDTH 8 /* OUT2R_VOL_LIM - [7:0] */
- /*
- * R1055 (0x41F) - Noise Gate Select 2R
- */
- #define ARIZONA_OUT2R_NGATE_SRC_MASK 0x0FFF /* OUT2R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT2R_NGATE_SRC_SHIFT 0 /* OUT2R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT2R_NGATE_SRC_WIDTH 12 /* OUT2R_NGATE_SRC - [11:0] */
- /*
- * R1056 (0x420) - Output Path Config 3L
- */
- #define ARIZONA_OUT3_LP_MODE 0x8000 /* OUT3_LP_MODE */
- #define ARIZONA_OUT3_LP_MODE_MASK 0x8000 /* OUT3_LP_MODE */
- #define ARIZONA_OUT3_LP_MODE_SHIFT 15 /* OUT3_LP_MODE */
- #define ARIZONA_OUT3_LP_MODE_WIDTH 1 /* OUT3_LP_MODE */
- #define ARIZONA_OUT3_OSR 0x2000 /* OUT3_OSR */
- #define ARIZONA_OUT3_OSR_MASK 0x2000 /* OUT3_OSR */
- #define ARIZONA_OUT3_OSR_SHIFT 13 /* OUT3_OSR */
- #define ARIZONA_OUT3_OSR_WIDTH 1 /* OUT3_OSR */
- #define ARIZONA_OUT3_MONO 0x1000 /* OUT3_MONO */
- #define ARIZONA_OUT3_MONO_MASK 0x1000 /* OUT3_MONO */
- #define ARIZONA_OUT3_MONO_SHIFT 12 /* OUT3_MONO */
- #define ARIZONA_OUT3_MONO_WIDTH 1 /* OUT3_MONO */
- #define ARIZONA_OUT3L_ANC_SRC_MASK 0x0C00 /* OUT3L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3L_ANC_SRC_SHIFT 10 /* OUT3L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3L_ANC_SRC_WIDTH 2 /* OUT3L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3L_PGA_VOL_MASK 0x00FE /* OUT3L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT3L_PGA_VOL_SHIFT 1 /* OUT3L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT3L_PGA_VOL_WIDTH 7 /* OUT3L_PGA_VOL - [7:1] */
- /*
- * R1057 (0x421) - DAC Digital Volume 3L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT3L_MUTE 0x0100 /* OUT3L_MUTE */
- #define ARIZONA_OUT3L_MUTE_MASK 0x0100 /* OUT3L_MUTE */
- #define ARIZONA_OUT3L_MUTE_SHIFT 8 /* OUT3L_MUTE */
- #define ARIZONA_OUT3L_MUTE_WIDTH 1 /* OUT3L_MUTE */
- #define ARIZONA_OUT3L_VOL_MASK 0x00FF /* OUT3L_VOL - [7:0] */
- #define ARIZONA_OUT3L_VOL_SHIFT 0 /* OUT3L_VOL - [7:0] */
- #define ARIZONA_OUT3L_VOL_WIDTH 8 /* OUT3L_VOL - [7:0] */
- /*
- * R1058 (0x422) - DAC Volume Limit 3L
- */
- #define ARIZONA_OUT3L_VOL_LIM_MASK 0x00FF /* OUT3L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT3L_VOL_LIM_SHIFT 0 /* OUT3L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT3L_VOL_LIM_WIDTH 8 /* OUT3L_VOL_LIM - [7:0] */
- /*
- * R1059 (0x423) - Noise Gate Select 3L
- */
- #define ARIZONA_OUT3_NGATE_SRC_MASK 0x0FFF /* OUT3_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT3_NGATE_SRC_SHIFT 0 /* OUT3_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT3_NGATE_SRC_WIDTH 12 /* OUT3_NGATE_SRC - [11:0] */
- /*
- * R1060 (0x424) - Output Path Config 3R
- */
- #define ARIZONA_OUT3R_PGA_VOL_MASK 0x00FE /* OUT3R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT3R_PGA_VOL_SHIFT 1 /* OUT3R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT3R_PGA_VOL_WIDTH 7 /* OUT3R_PGA_VOL - [7:1] */
- /*
- * R1061 (0x425) - DAC Digital Volume 3R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT3R_MUTE 0x0100 /* OUT3R_MUTE */
- #define ARIZONA_OUT3R_MUTE_MASK 0x0100 /* OUT3R_MUTE */
- #define ARIZONA_OUT3R_MUTE_SHIFT 8 /* OUT3R_MUTE */
- #define ARIZONA_OUT3R_MUTE_WIDTH 1 /* OUT3R_MUTE */
- #define ARIZONA_OUT3R_VOL_MASK 0x00FF /* OUT3R_VOL - [7:0] */
- #define ARIZONA_OUT3R_VOL_SHIFT 0 /* OUT3R_VOL - [7:0] */
- #define ARIZONA_OUT3R_VOL_WIDTH 8 /* OUT3R_VOL - [7:0] */
- /*
- * R1062 (0x426) - DAC Volume Limit 3R
- */
- #define ARIZONA_OUT3R_ANC_SRC_MASK 0x0C00 /* OUT3R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3R_ANC_SRC_SHIFT 10 /* OUT3R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3R_ANC_SRC_WIDTH 2 /* OUT3R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3R_VOL_LIM_MASK 0x00FF /* OUT3R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT3R_VOL_LIM_SHIFT 0 /* OUT3R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT3R_VOL_LIM_WIDTH 8 /* OUT3R_VOL_LIM - [7:0] */
- /*
- * R1064 (0x428) - Output Path Config 4L
- */
- #define ARIZONA_OUT4_OSR 0x2000 /* OUT4_OSR */
- #define ARIZONA_OUT4_OSR_MASK 0x2000 /* OUT4_OSR */
- #define ARIZONA_OUT4_OSR_SHIFT 13 /* OUT4_OSR */
- #define ARIZONA_OUT4_OSR_WIDTH 1 /* OUT4_OSR */
- #define ARIZONA_OUT4L_ANC_SRC_MASK 0x0C00 /* OUT4L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT4L_ANC_SRC_SHIFT 10 /* OUT4L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT4L_ANC_SRC_WIDTH 2 /* OUT4L_ANC_SRC - [11:10] */
- /*
- * R1065 (0x429) - DAC Digital Volume 4L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT4L_MUTE 0x0100 /* OUT4L_MUTE */
- #define ARIZONA_OUT4L_MUTE_MASK 0x0100 /* OUT4L_MUTE */
- #define ARIZONA_OUT4L_MUTE_SHIFT 8 /* OUT4L_MUTE */
- #define ARIZONA_OUT4L_MUTE_WIDTH 1 /* OUT4L_MUTE */
- #define ARIZONA_OUT4L_VOL_MASK 0x00FF /* OUT4L_VOL - [7:0] */
- #define ARIZONA_OUT4L_VOL_SHIFT 0 /* OUT4L_VOL - [7:0] */
- #define ARIZONA_OUT4L_VOL_WIDTH 8 /* OUT4L_VOL - [7:0] */
- /*
- * R1066 (0x42A) - Out Volume 4L
- */
- #define ARIZONA_OUT4L_VOL_LIM_MASK 0x00FF /* OUT4L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT4L_VOL_LIM_SHIFT 0 /* OUT4L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT4L_VOL_LIM_WIDTH 8 /* OUT4L_VOL_LIM - [7:0] */
- /*
- * R1067 (0x42B) - Noise Gate Select 4L
- */
- #define ARIZONA_OUT4L_NGATE_SRC_MASK 0x0FFF /* OUT4L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT4L_NGATE_SRC_SHIFT 0 /* OUT4L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT4L_NGATE_SRC_WIDTH 12 /* OUT4L_NGATE_SRC - [11:0] */
- /*
- * R1068 (0x42C) - Output Path Config 4R
- */
- #define ARIZONA_OUT4R_ANC_SRC_MASK 0x0C00 /* OUT4R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT4R_ANC_SRC_SHIFT 10 /* OUT4R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT4R_ANC_SRC_WIDTH 2 /* OUT4R_ANC_SRC - [11:10] */
- /*
- * R1069 (0x42D) - DAC Digital Volume 4R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT4R_MUTE 0x0100 /* OUT4R_MUTE */
- #define ARIZONA_OUT4R_MUTE_MASK 0x0100 /* OUT4R_MUTE */
- #define ARIZONA_OUT4R_MUTE_SHIFT 8 /* OUT4R_MUTE */
- #define ARIZONA_OUT4R_MUTE_WIDTH 1 /* OUT4R_MUTE */
- #define ARIZONA_OUT4R_VOL_MASK 0x00FF /* OUT4R_VOL - [7:0] */
- #define ARIZONA_OUT4R_VOL_SHIFT 0 /* OUT4R_VOL - [7:0] */
- #define ARIZONA_OUT4R_VOL_WIDTH 8 /* OUT4R_VOL - [7:0] */
- /*
- * R1070 (0x42E) - Out Volume 4R
- */
- #define ARIZONA_OUT4R_VOL_LIM_MASK 0x00FF /* OUT4R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT4R_VOL_LIM_SHIFT 0 /* OUT4R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT4R_VOL_LIM_WIDTH 8 /* OUT4R_VOL_LIM - [7:0] */
- /*
- * R1071 (0x42F) - Noise Gate Select 4R
- */
- #define ARIZONA_OUT4R_NGATE_SRC_MASK 0x0FFF /* OUT4R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT4R_NGATE_SRC_SHIFT 0 /* OUT4R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT4R_NGATE_SRC_WIDTH 12 /* OUT4R_NGATE_SRC - [11:0] */
- /*
- * R1072 (0x430) - Output Path Config 5L
- */
- #define ARIZONA_OUT5_OSR 0x2000 /* OUT5_OSR */
- #define ARIZONA_OUT5_OSR_MASK 0x2000 /* OUT5_OSR */
- #define ARIZONA_OUT5_OSR_SHIFT 13 /* OUT5_OSR */
- #define ARIZONA_OUT5_OSR_WIDTH 1 /* OUT5_OSR */
- #define ARIZONA_OUT5L_ANC_SRC_MASK 0x0C00 /* OUT5L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT5L_ANC_SRC_SHIFT 10 /* OUT5L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT5L_ANC_SRC_WIDTH 2 /* OUT5L_ANC_SRC - [11:10] */
- /*
- * R1073 (0x431) - DAC Digital Volume 5L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT5L_MUTE 0x0100 /* OUT5L_MUTE */
- #define ARIZONA_OUT5L_MUTE_MASK 0x0100 /* OUT5L_MUTE */
- #define ARIZONA_OUT5L_MUTE_SHIFT 8 /* OUT5L_MUTE */
- #define ARIZONA_OUT5L_MUTE_WIDTH 1 /* OUT5L_MUTE */
- #define ARIZONA_OUT5L_VOL_MASK 0x00FF /* OUT5L_VOL - [7:0] */
- #define ARIZONA_OUT5L_VOL_SHIFT 0 /* OUT5L_VOL - [7:0] */
- #define ARIZONA_OUT5L_VOL_WIDTH 8 /* OUT5L_VOL - [7:0] */
- /*
- * R1074 (0x432) - DAC Volume Limit 5L
- */
- #define ARIZONA_OUT5L_VOL_LIM_MASK 0x00FF /* OUT5L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT5L_VOL_LIM_SHIFT 0 /* OUT5L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT5L_VOL_LIM_WIDTH 8 /* OUT5L_VOL_LIM - [7:0] */
- /*
- * R1075 (0x433) - Noise Gate Select 5L
- */
- #define ARIZONA_OUT5L_NGATE_SRC_MASK 0x0FFF /* OUT5L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT5L_NGATE_SRC_SHIFT 0 /* OUT5L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT5L_NGATE_SRC_WIDTH 12 /* OUT5L_NGATE_SRC - [11:0] */
- /*
- * R1076 (0x434) - Output Path Config 5R
- */
- #define ARIZONA_OUT5R_ANC_SRC_MASK 0x0C00 /* OUT5R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT5R_ANC_SRC_SHIFT 10 /* OUT5R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT5R_ANC_SRC_WIDTH 2 /* OUT5R_ANC_SRC - [11:10] */
- /*
- * R1077 (0x435) - DAC Digital Volume 5R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT5R_MUTE 0x0100 /* OUT5R_MUTE */
- #define ARIZONA_OUT5R_MUTE_MASK 0x0100 /* OUT5R_MUTE */
- #define ARIZONA_OUT5R_MUTE_SHIFT 8 /* OUT5R_MUTE */
- #define ARIZONA_OUT5R_MUTE_WIDTH 1 /* OUT5R_MUTE */
- #define ARIZONA_OUT5R_VOL_MASK 0x00FF /* OUT5R_VOL - [7:0] */
- #define ARIZONA_OUT5R_VOL_SHIFT 0 /* OUT5R_VOL - [7:0] */
- #define ARIZONA_OUT5R_VOL_WIDTH 8 /* OUT5R_VOL - [7:0] */
- /*
- * R1078 (0x436) - DAC Volume Limit 5R
- */
- #define ARIZONA_OUT5R_VOL_LIM_MASK 0x00FF /* OUT5R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT5R_VOL_LIM_SHIFT 0 /* OUT5R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT5R_VOL_LIM_WIDTH 8 /* OUT5R_VOL_LIM - [7:0] */
- /*
- * R1079 (0x437) - Noise Gate Select 5R
- */
- #define ARIZONA_OUT5R_NGATE_SRC_MASK 0x0FFF /* OUT5R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT5R_NGATE_SRC_SHIFT 0 /* OUT5R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT5R_NGATE_SRC_WIDTH 12 /* OUT5R_NGATE_SRC - [11:0] */
- /*
- * R1080 (0x438) - Output Path Config 6L
- */
- #define ARIZONA_OUT6_OSR 0x2000 /* OUT6_OSR */
- #define ARIZONA_OUT6_OSR_MASK 0x2000 /* OUT6_OSR */
- #define ARIZONA_OUT6_OSR_SHIFT 13 /* OUT6_OSR */
- #define ARIZONA_OUT6_OSR_WIDTH 1 /* OUT6_OSR */
- #define ARIZONA_OUT6L_ANC_SRC_MASK 0x0C00 /* OUT6L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT6L_ANC_SRC_SHIFT 10 /* OUT6L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT6L_ANC_SRC_WIDTH 2 /* OUT6L_ANC_SRC - [11:10] */
- /*
- * R1081 (0x439) - DAC Digital Volume 6L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT6L_MUTE 0x0100 /* OUT6L_MUTE */
- #define ARIZONA_OUT6L_MUTE_MASK 0x0100 /* OUT6L_MUTE */
- #define ARIZONA_OUT6L_MUTE_SHIFT 8 /* OUT6L_MUTE */
- #define ARIZONA_OUT6L_MUTE_WIDTH 1 /* OUT6L_MUTE */
- #define ARIZONA_OUT6L_VOL_MASK 0x00FF /* OUT6L_VOL - [7:0] */
- #define ARIZONA_OUT6L_VOL_SHIFT 0 /* OUT6L_VOL - [7:0] */
- #define ARIZONA_OUT6L_VOL_WIDTH 8 /* OUT6L_VOL - [7:0] */
- /*
- * R1082 (0x43A) - DAC Volume Limit 6L
- */
- #define ARIZONA_OUT6L_VOL_LIM_MASK 0x00FF /* OUT6L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT6L_VOL_LIM_SHIFT 0 /* OUT6L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT6L_VOL_LIM_WIDTH 8 /* OUT6L_VOL_LIM - [7:0] */
- /*
- * R1083 (0x43B) - Noise Gate Select 6L
- */
- #define ARIZONA_OUT6L_NGATE_SRC_MASK 0x0FFF /* OUT6L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT6L_NGATE_SRC_SHIFT 0 /* OUT6L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT6L_NGATE_SRC_WIDTH 12 /* OUT6L_NGATE_SRC - [11:0] */
- /*
- * R1084 (0x43C) - Output Path Config 6R
- */
- #define ARIZONA_OUT6R_ANC_SRC_MASK 0x0C00 /* OUT6R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT6R_ANC_SRC_SHIFT 10 /* OUT6R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT6R_ANC_SRC_WIDTH 2 /* OUT6R_ANC_SRC - [11:10] */
- /*
- * R1085 (0x43D) - DAC Digital Volume 6R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT6R_MUTE 0x0100 /* OUT6R_MUTE */
- #define ARIZONA_OUT6R_MUTE_MASK 0x0100 /* OUT6R_MUTE */
- #define ARIZONA_OUT6R_MUTE_SHIFT 8 /* OUT6R_MUTE */
- #define ARIZONA_OUT6R_MUTE_WIDTH 1 /* OUT6R_MUTE */
- #define ARIZONA_OUT6R_VOL_MASK 0x00FF /* OUT6R_VOL - [7:0] */
- #define ARIZONA_OUT6R_VOL_SHIFT 0 /* OUT6R_VOL - [7:0] */
- #define ARIZONA_OUT6R_VOL_WIDTH 8 /* OUT6R_VOL - [7:0] */
- /*
- * R1086 (0x43E) - DAC Volume Limit 6R
- */
- #define ARIZONA_OUT6R_VOL_LIM_MASK 0x00FF /* OUT6R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT6R_VOL_LIM_SHIFT 0 /* OUT6R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT6R_VOL_LIM_WIDTH 8 /* OUT6R_VOL_LIM - [7:0] */
- /*
- * R1087 (0x43F) - Noise Gate Select 6R
- */
- #define ARIZONA_OUT6R_NGATE_SRC_MASK 0x0FFF /* OUT6R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT6R_NGATE_SRC_SHIFT 0 /* OUT6R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT6R_NGATE_SRC_WIDTH 12 /* OUT6R_NGATE_SRC - [11:0] */
- /*
- * R1104 (0x450) - DAC AEC Control 1
- */
- #define ARIZONA_AEC_LOOPBACK_SRC_MASK 0x003C /* AEC_LOOPBACK_SRC - [5:2] */
- #define ARIZONA_AEC_LOOPBACK_SRC_SHIFT 2 /* AEC_LOOPBACK_SRC - [5:2] */
- #define ARIZONA_AEC_LOOPBACK_SRC_WIDTH 4 /* AEC_LOOPBACK_SRC - [5:2] */
- #define ARIZONA_AEC_ENA_STS 0x0002 /* AEC_ENA_STS */
- #define ARIZONA_AEC_ENA_STS_MASK 0x0002 /* AEC_ENA_STS */
- #define ARIZONA_AEC_ENA_STS_SHIFT 1 /* AEC_ENA_STS */
- #define ARIZONA_AEC_ENA_STS_WIDTH 1 /* AEC_ENA_STS */
- #define ARIZONA_AEC_LOOPBACK_ENA 0x0001 /* AEC_LOOPBACK_ENA */
- #define ARIZONA_AEC_LOOPBACK_ENA_MASK 0x0001 /* AEC_LOOPBACK_ENA */
- #define ARIZONA_AEC_LOOPBACK_ENA_SHIFT 0 /* AEC_LOOPBACK_ENA */
- #define ARIZONA_AEC_LOOPBACK_ENA_WIDTH 1 /* AEC_LOOPBACK_ENA */
- /*
- * R1112 (0x458) - Noise Gate Control
- */
- #define ARIZONA_NGATE_HOLD_MASK 0x0030 /* NGATE_HOLD - [5:4] */
- #define ARIZONA_NGATE_HOLD_SHIFT 4 /* NGATE_HOLD - [5:4] */
- #define ARIZONA_NGATE_HOLD_WIDTH 2 /* NGATE_HOLD - [5:4] */
- #define ARIZONA_NGATE_THR_MASK 0x000E /* NGATE_THR - [3:1] */
- #define ARIZONA_NGATE_THR_SHIFT 1 /* NGATE_THR - [3:1] */
- #define ARIZONA_NGATE_THR_WIDTH 3 /* NGATE_THR - [3:1] */
- #define ARIZONA_NGATE_ENA 0x0001 /* NGATE_ENA */
- #define ARIZONA_NGATE_ENA_MASK 0x0001 /* NGATE_ENA */
- #define ARIZONA_NGATE_ENA_SHIFT 0 /* NGATE_ENA */
- #define ARIZONA_NGATE_ENA_WIDTH 1 /* NGATE_ENA */
- /*
- * R1168 (0x490) - PDM SPK1 CTRL 1
- */
- #define ARIZONA_SPK1R_MUTE 0x2000 /* SPK1R_MUTE */
- #define ARIZONA_SPK1R_MUTE_MASK 0x2000 /* SPK1R_MUTE */
- #define ARIZONA_SPK1R_MUTE_SHIFT 13 /* SPK1R_MUTE */
- #define ARIZONA_SPK1R_MUTE_WIDTH 1 /* SPK1R_MUTE */
- #define ARIZONA_SPK1L_MUTE 0x1000 /* SPK1L_MUTE */
- #define ARIZONA_SPK1L_MUTE_MASK 0x1000 /* SPK1L_MUTE */
- #define ARIZONA_SPK1L_MUTE_SHIFT 12 /* SPK1L_MUTE */
- #define ARIZONA_SPK1L_MUTE_WIDTH 1 /* SPK1L_MUTE */
- #define ARIZONA_SPK1_MUTE_ENDIAN 0x0100 /* SPK1_MUTE_ENDIAN */
- #define ARIZONA_SPK1_MUTE_ENDIAN_MASK 0x0100 /* SPK1_MUTE_ENDIAN */
- #define ARIZONA_SPK1_MUTE_ENDIAN_SHIFT 8 /* SPK1_MUTE_ENDIAN */
- #define ARIZONA_SPK1_MUTE_ENDIAN_WIDTH 1 /* SPK1_MUTE_ENDIAN */
- #define ARIZONA_SPK1_MUTE_SEQ1_MASK 0x00FF /* SPK1_MUTE_SEQ1 - [7:0] */
- #define ARIZONA_SPK1_MUTE_SEQ1_SHIFT 0 /* SPK1_MUTE_SEQ1 - [7:0] */
- #define ARIZONA_SPK1_MUTE_SEQ1_WIDTH 8 /* SPK1_MUTE_SEQ1 - [7:0] */
- /*
- * R1169 (0x491) - PDM SPK1 CTRL 2
- */
- #define ARIZONA_SPK1_FMT 0x0001 /* SPK1_FMT */
- #define ARIZONA_SPK1_FMT_MASK 0x0001 /* SPK1_FMT */
- #define ARIZONA_SPK1_FMT_SHIFT 0 /* SPK1_FMT */
- #define ARIZONA_SPK1_FMT_WIDTH 1 /* SPK1_FMT */
- /*
- * R1170 (0x492) - PDM SPK2 CTRL 1
- */
- #define ARIZONA_SPK2R_MUTE 0x2000 /* SPK2R_MUTE */
- #define ARIZONA_SPK2R_MUTE_MASK 0x2000 /* SPK2R_MUTE */
- #define ARIZONA_SPK2R_MUTE_SHIFT 13 /* SPK2R_MUTE */
- #define ARIZONA_SPK2R_MUTE_WIDTH 1 /* SPK2R_MUTE */
- #define ARIZONA_SPK2L_MUTE 0x1000 /* SPK2L_MUTE */
- #define ARIZONA_SPK2L_MUTE_MASK 0x1000 /* SPK2L_MUTE */
- #define ARIZONA_SPK2L_MUTE_SHIFT 12 /* SPK2L_MUTE */
- #define ARIZONA_SPK2L_MUTE_WIDTH 1 /* SPK2L_MUTE */
- #define ARIZONA_SPK2_MUTE_ENDIAN 0x0100 /* SPK2_MUTE_ENDIAN */
- #define ARIZONA_SPK2_MUTE_ENDIAN_MASK 0x0100 /* SPK2_MUTE_ENDIAN */
- #define ARIZONA_SPK2_MUTE_ENDIAN_SHIFT 8 /* SPK2_MUTE_ENDIAN */
- #define ARIZONA_SPK2_MUTE_ENDIAN_WIDTH 1 /* SPK2_MUTE_ENDIAN */
- #define ARIZONA_SPK2_MUTE_SEQ_MASK 0x00FF /* SPK2_MUTE_SEQ - [7:0] */
- #define ARIZONA_SPK2_MUTE_SEQ_SHIFT 0 /* SPK2_MUTE_SEQ - [7:0] */
- #define ARIZONA_SPK2_MUTE_SEQ_WIDTH 8 /* SPK2_MUTE_SEQ - [7:0] */
- /*
- * R1171 (0x493) - PDM SPK2 CTRL 2
- */
- #define ARIZONA_SPK2_FMT 0x0001 /* SPK2_FMT */
- #define ARIZONA_SPK2_FMT_MASK 0x0001 /* SPK2_FMT */
- #define ARIZONA_SPK2_FMT_SHIFT 0 /* SPK2_FMT */
- #define ARIZONA_SPK2_FMT_WIDTH 1 /* SPK2_FMT */
- /*
- * R1244 (0x4DC) - DAC comp 1
- */
- #define ARIZONA_OUT_COMP_COEFF_MASK 0xFFFF /* OUT_COMP_COEFF - [15:0] */
- #define ARIZONA_OUT_COMP_COEFF_SHIFT 0 /* OUT_COMP_COEFF - [15:0] */
- #define ARIZONA_OUT_COMP_COEFF_WIDTH 16 /* OUT_COMP_COEFF - [15:0] */
- /*
- * R1245 (0x4DD) - DAC comp 2
- */
- #define ARIZONA_OUT_COMP_COEFF_1 0x0002 /* OUT_COMP_COEFF */
- #define ARIZONA_OUT_COMP_COEFF_1_MASK 0x0002 /* OUT_COMP_COEFF */
- #define ARIZONA_OUT_COMP_COEFF_1_SHIFT 1 /* OUT_COMP_COEFF */
- #define ARIZONA_OUT_COMP_COEFF_1_WIDTH 1 /* OUT_COMP_COEFF */
- #define ARIZONA_OUT_COMP_COEFF_SEL 0x0001 /* OUT_COMP_COEFF_SEL */
- #define ARIZONA_OUT_COMP_COEFF_SEL_MASK 0x0001 /* OUT_COMP_COEFF_SEL */
- #define ARIZONA_OUT_COMP_COEFF_SEL_SHIFT 0 /* OUT_COMP_COEFF_SEL */
- #define ARIZONA_OUT_COMP_COEFF_SEL_WIDTH 1 /* OUT_COMP_COEFF_SEL */
- /*
- * R1246 (0x4DE) - DAC comp 3
- */
- #define ARIZONA_AEC_COMP_COEFF_MASK 0xFFFF /* AEC_COMP_COEFF - [15:0] */
- #define ARIZONA_AEC_COMP_COEFF_SHIFT 0 /* AEC_COMP_COEFF - [15:0] */
- #define ARIZONA_AEC_COMP_COEFF_WIDTH 16 /* AEC_COMP_COEFF - [15:0] */
- /*
- * R1247 (0x4DF) - DAC comp 4
- */
- #define ARIZONA_AEC_COMP_COEFF_1 0x0002 /* AEC_COMP_COEFF */
- #define ARIZONA_AEC_COMP_COEFF_1_MASK 0x0002 /* AEC_COMP_COEFF */
- #define ARIZONA_AEC_COMP_COEFF_1_SHIFT 1 /* AEC_COMP_COEFF */
- #define ARIZONA_AEC_COMP_COEFF_1_WIDTH 1 /* AEC_COMP_COEFF */
- #define ARIZONA_AEC_COMP_COEFF_SEL 0x0001 /* AEC_COMP_COEFF_SEL */
- #define ARIZONA_AEC_COMP_COEFF_SEL_MASK 0x0001 /* AEC_COMP_COEFF_SEL */
- #define ARIZONA_AEC_COMP_COEFF_SEL_SHIFT 0 /* AEC_COMP_COEFF_SEL */
- #define ARIZONA_AEC_COMP_COEFF_SEL_WIDTH 1 /* AEC_COMP_COEFF_SEL */
- /*
- * R1280 (0x500) - AIF1 BCLK Ctrl
- */
- #define ARIZONA_AIF1_BCLK_INV 0x0080 /* AIF1_BCLK_INV */
- #define ARIZONA_AIF1_BCLK_INV_MASK 0x0080 /* AIF1_BCLK_INV */
- #define ARIZONA_AIF1_BCLK_INV_SHIFT 7 /* AIF1_BCLK_INV */
- #define ARIZONA_AIF1_BCLK_INV_WIDTH 1 /* AIF1_BCLK_INV */
- #define ARIZONA_AIF1_BCLK_FRC 0x0040 /* AIF1_BCLK_FRC */
- #define ARIZONA_AIF1_BCLK_FRC_MASK 0x0040 /* AIF1_BCLK_FRC */
- #define ARIZONA_AIF1_BCLK_FRC_SHIFT 6 /* AIF1_BCLK_FRC */
- #define ARIZONA_AIF1_BCLK_FRC_WIDTH 1 /* AIF1_BCLK_FRC */
- #define ARIZONA_AIF1_BCLK_MSTR 0x0020 /* AIF1_BCLK_MSTR */
- #define ARIZONA_AIF1_BCLK_MSTR_MASK 0x0020 /* AIF1_BCLK_MSTR */
- #define ARIZONA_AIF1_BCLK_MSTR_SHIFT 5 /* AIF1_BCLK_MSTR */
- #define ARIZONA_AIF1_BCLK_MSTR_WIDTH 1 /* AIF1_BCLK_MSTR */
- #define ARIZONA_AIF1_BCLK_FREQ_MASK 0x001F /* AIF1_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF1_BCLK_FREQ_SHIFT 0 /* AIF1_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF1_BCLK_FREQ_WIDTH 5 /* AIF1_BCLK_FREQ - [4:0] */
- /*
- * R1281 (0x501) - AIF1 Tx Pin Ctrl
- */
- #define ARIZONA_AIF1TX_DAT_TRI 0x0020 /* AIF1TX_DAT_TRI */
- #define ARIZONA_AIF1TX_DAT_TRI_MASK 0x0020 /* AIF1TX_DAT_TRI */
- #define ARIZONA_AIF1TX_DAT_TRI_SHIFT 5 /* AIF1TX_DAT_TRI */
- #define ARIZONA_AIF1TX_DAT_TRI_WIDTH 1 /* AIF1TX_DAT_TRI */
- #define ARIZONA_AIF1TX_LRCLK_SRC 0x0008 /* AIF1TX_LRCLK_SRC */
- #define ARIZONA_AIF1TX_LRCLK_SRC_MASK 0x0008 /* AIF1TX_LRCLK_SRC */
- #define ARIZONA_AIF1TX_LRCLK_SRC_SHIFT 3 /* AIF1TX_LRCLK_SRC */
- #define ARIZONA_AIF1TX_LRCLK_SRC_WIDTH 1 /* AIF1TX_LRCLK_SRC */
- #define ARIZONA_AIF1TX_LRCLK_INV 0x0004 /* AIF1TX_LRCLK_INV */
- #define ARIZONA_AIF1TX_LRCLK_INV_MASK 0x0004 /* AIF1TX_LRCLK_INV */
- #define ARIZONA_AIF1TX_LRCLK_INV_SHIFT 2 /* AIF1TX_LRCLK_INV */
- #define ARIZONA_AIF1TX_LRCLK_INV_WIDTH 1 /* AIF1TX_LRCLK_INV */
- #define ARIZONA_AIF1TX_LRCLK_FRC 0x0002 /* AIF1TX_LRCLK_FRC */
- #define ARIZONA_AIF1TX_LRCLK_FRC_MASK 0x0002 /* AIF1TX_LRCLK_FRC */
- #define ARIZONA_AIF1TX_LRCLK_FRC_SHIFT 1 /* AIF1TX_LRCLK_FRC */
- #define ARIZONA_AIF1TX_LRCLK_FRC_WIDTH 1 /* AIF1TX_LRCLK_FRC */
- #define ARIZONA_AIF1TX_LRCLK_MSTR 0x0001 /* AIF1TX_LRCLK_MSTR */
- #define ARIZONA_AIF1TX_LRCLK_MSTR_MASK 0x0001 /* AIF1TX_LRCLK_MSTR */
- #define ARIZONA_AIF1TX_LRCLK_MSTR_SHIFT 0 /* AIF1TX_LRCLK_MSTR */
- #define ARIZONA_AIF1TX_LRCLK_MSTR_WIDTH 1 /* AIF1TX_LRCLK_MSTR */
- /*
- * R1282 (0x502) - AIF1 Rx Pin Ctrl
- */
- #define ARIZONA_AIF1RX_LRCLK_INV 0x0004 /* AIF1RX_LRCLK_INV */
- #define ARIZONA_AIF1RX_LRCLK_INV_MASK 0x0004 /* AIF1RX_LRCLK_INV */
- #define ARIZONA_AIF1RX_LRCLK_INV_SHIFT 2 /* AIF1RX_LRCLK_INV */
- #define ARIZONA_AIF1RX_LRCLK_INV_WIDTH 1 /* AIF1RX_LRCLK_INV */
- #define ARIZONA_AIF1RX_LRCLK_FRC 0x0002 /* AIF1RX_LRCLK_FRC */
- #define ARIZONA_AIF1RX_LRCLK_FRC_MASK 0x0002 /* AIF1RX_LRCLK_FRC */
- #define ARIZONA_AIF1RX_LRCLK_FRC_SHIFT 1 /* AIF1RX_LRCLK_FRC */
- #define ARIZONA_AIF1RX_LRCLK_FRC_WIDTH 1 /* AIF1RX_LRCLK_FRC */
- #define ARIZONA_AIF1RX_LRCLK_MSTR 0x0001 /* AIF1RX_LRCLK_MSTR */
- #define ARIZONA_AIF1RX_LRCLK_MSTR_MASK 0x0001 /* AIF1RX_LRCLK_MSTR */
- #define ARIZONA_AIF1RX_LRCLK_MSTR_SHIFT 0 /* AIF1RX_LRCLK_MSTR */
- #define ARIZONA_AIF1RX_LRCLK_MSTR_WIDTH 1 /* AIF1RX_LRCLK_MSTR */
- /*
- * R1283 (0x503) - AIF1 Rate Ctrl
- */
- #define ARIZONA_AIF1_RATE_MASK 0x7800 /* AIF1_RATE - [14:11] */
- #define ARIZONA_AIF1_RATE_SHIFT 11 /* AIF1_RATE - [14:11] */
- #define ARIZONA_AIF1_RATE_WIDTH 4 /* AIF1_RATE - [14:11] */
- #define ARIZONA_AIF1_TRI 0x0040 /* AIF1_TRI */
- #define ARIZONA_AIF1_TRI_MASK 0x0040 /* AIF1_TRI */
- #define ARIZONA_AIF1_TRI_SHIFT 6 /* AIF1_TRI */
- #define ARIZONA_AIF1_TRI_WIDTH 1 /* AIF1_TRI */
- /*
- * R1284 (0x504) - AIF1 Format
- */
- #define ARIZONA_AIF1_FMT_MASK 0x0007 /* AIF1_FMT - [2:0] */
- #define ARIZONA_AIF1_FMT_SHIFT 0 /* AIF1_FMT - [2:0] */
- #define ARIZONA_AIF1_FMT_WIDTH 3 /* AIF1_FMT - [2:0] */
- /*
- * R1285 (0x505) - AIF1 Tx BCLK Rate
- */
- #define ARIZONA_AIF1TX_BCPF_MASK 0x1FFF /* AIF1TX_BCPF - [12:0] */
- #define ARIZONA_AIF1TX_BCPF_SHIFT 0 /* AIF1TX_BCPF - [12:0] */
- #define ARIZONA_AIF1TX_BCPF_WIDTH 13 /* AIF1TX_BCPF - [12:0] */
- /*
- * R1286 (0x506) - AIF1 Rx BCLK Rate
- */
- #define ARIZONA_AIF1RX_BCPF_MASK 0x1FFF /* AIF1RX_BCPF - [12:0] */
- #define ARIZONA_AIF1RX_BCPF_SHIFT 0 /* AIF1RX_BCPF - [12:0] */
- #define ARIZONA_AIF1RX_BCPF_WIDTH 13 /* AIF1RX_BCPF - [12:0] */
- /*
- * R1287 (0x507) - AIF1 Frame Ctrl 1
- */
- #define ARIZONA_AIF1TX_WL_MASK 0x3F00 /* AIF1TX_WL - [13:8] */
- #define ARIZONA_AIF1TX_WL_SHIFT 8 /* AIF1TX_WL - [13:8] */
- #define ARIZONA_AIF1TX_WL_WIDTH 6 /* AIF1TX_WL - [13:8] */
- #define ARIZONA_AIF1TX_SLOT_LEN_MASK 0x00FF /* AIF1TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF1TX_SLOT_LEN_SHIFT 0 /* AIF1TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF1TX_SLOT_LEN_WIDTH 8 /* AIF1TX_SLOT_LEN - [7:0] */
- /*
- * R1288 (0x508) - AIF1 Frame Ctrl 2
- */
- #define ARIZONA_AIF1RX_WL_MASK 0x3F00 /* AIF1RX_WL - [13:8] */
- #define ARIZONA_AIF1RX_WL_SHIFT 8 /* AIF1RX_WL - [13:8] */
- #define ARIZONA_AIF1RX_WL_WIDTH 6 /* AIF1RX_WL - [13:8] */
- #define ARIZONA_AIF1RX_SLOT_LEN_MASK 0x00FF /* AIF1RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF1RX_SLOT_LEN_SHIFT 0 /* AIF1RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF1RX_SLOT_LEN_WIDTH 8 /* AIF1RX_SLOT_LEN - [7:0] */
- /*
- * R1289 (0x509) - AIF1 Frame Ctrl 3
- */
- #define ARIZONA_AIF1TX1_SLOT_MASK 0x003F /* AIF1TX1_SLOT - [5:0] */
- #define ARIZONA_AIF1TX1_SLOT_SHIFT 0 /* AIF1TX1_SLOT - [5:0] */
- #define ARIZONA_AIF1TX1_SLOT_WIDTH 6 /* AIF1TX1_SLOT - [5:0] */
- /*
- * R1290 (0x50A) - AIF1 Frame Ctrl 4
- */
- #define ARIZONA_AIF1TX2_SLOT_MASK 0x003F /* AIF1TX2_SLOT - [5:0] */
- #define ARIZONA_AIF1TX2_SLOT_SHIFT 0 /* AIF1TX2_SLOT - [5:0] */
- #define ARIZONA_AIF1TX2_SLOT_WIDTH 6 /* AIF1TX2_SLOT - [5:0] */
- /*
- * R1291 (0x50B) - AIF1 Frame Ctrl 5
- */
- #define ARIZONA_AIF1TX3_SLOT_MASK 0x003F /* AIF1TX3_SLOT - [5:0] */
- #define ARIZONA_AIF1TX3_SLOT_SHIFT 0 /* AIF1TX3_SLOT - [5:0] */
- #define ARIZONA_AIF1TX3_SLOT_WIDTH 6 /* AIF1TX3_SLOT - [5:0] */
- /*
- * R1292 (0x50C) - AIF1 Frame Ctrl 6
- */
- #define ARIZONA_AIF1TX4_SLOT_MASK 0x003F /* AIF1TX4_SLOT - [5:0] */
- #define ARIZONA_AIF1TX4_SLOT_SHIFT 0 /* AIF1TX4_SLOT - [5:0] */
- #define ARIZONA_AIF1TX4_SLOT_WIDTH 6 /* AIF1TX4_SLOT - [5:0] */
- /*
- * R1293 (0x50D) - AIF1 Frame Ctrl 7
- */
- #define ARIZONA_AIF1TX5_SLOT_MASK 0x003F /* AIF1TX5_SLOT - [5:0] */
- #define ARIZONA_AIF1TX5_SLOT_SHIFT 0 /* AIF1TX5_SLOT - [5:0] */
- #define ARIZONA_AIF1TX5_SLOT_WIDTH 6 /* AIF1TX5_SLOT - [5:0] */
- /*
- * R1294 (0x50E) - AIF1 Frame Ctrl 8
- */
- #define ARIZONA_AIF1TX6_SLOT_MASK 0x003F /* AIF1TX6_SLOT - [5:0] */
- #define ARIZONA_AIF1TX6_SLOT_SHIFT 0 /* AIF1TX6_SLOT - [5:0] */
- #define ARIZONA_AIF1TX6_SLOT_WIDTH 6 /* AIF1TX6_SLOT - [5:0] */
- /*
- * R1295 (0x50F) - AIF1 Frame Ctrl 9
- */
- #define ARIZONA_AIF1TX7_SLOT_MASK 0x003F /* AIF1TX7_SLOT - [5:0] */
- #define ARIZONA_AIF1TX7_SLOT_SHIFT 0 /* AIF1TX7_SLOT - [5:0] */
- #define ARIZONA_AIF1TX7_SLOT_WIDTH 6 /* AIF1TX7_SLOT - [5:0] */
- /*
- * R1296 (0x510) - AIF1 Frame Ctrl 10
- */
- #define ARIZONA_AIF1TX8_SLOT_MASK 0x003F /* AIF1TX8_SLOT - [5:0] */
- #define ARIZONA_AIF1TX8_SLOT_SHIFT 0 /* AIF1TX8_SLOT - [5:0] */
- #define ARIZONA_AIF1TX8_SLOT_WIDTH 6 /* AIF1TX8_SLOT - [5:0] */
- /*
- * R1297 (0x511) - AIF1 Frame Ctrl 11
- */
- #define ARIZONA_AIF1RX1_SLOT_MASK 0x003F /* AIF1RX1_SLOT - [5:0] */
- #define ARIZONA_AIF1RX1_SLOT_SHIFT 0 /* AIF1RX1_SLOT - [5:0] */
- #define ARIZONA_AIF1RX1_SLOT_WIDTH 6 /* AIF1RX1_SLOT - [5:0] */
- /*
- * R1298 (0x512) - AIF1 Frame Ctrl 12
- */
- #define ARIZONA_AIF1RX2_SLOT_MASK 0x003F /* AIF1RX2_SLOT - [5:0] */
- #define ARIZONA_AIF1RX2_SLOT_SHIFT 0 /* AIF1RX2_SLOT - [5:0] */
- #define ARIZONA_AIF1RX2_SLOT_WIDTH 6 /* AIF1RX2_SLOT - [5:0] */
- /*
- * R1299 (0x513) - AIF1 Frame Ctrl 13
- */
- #define ARIZONA_AIF1RX3_SLOT_MASK 0x003F /* AIF1RX3_SLOT - [5:0] */
- #define ARIZONA_AIF1RX3_SLOT_SHIFT 0 /* AIF1RX3_SLOT - [5:0] */
- #define ARIZONA_AIF1RX3_SLOT_WIDTH 6 /* AIF1RX3_SLOT - [5:0] */
- /*
- * R1300 (0x514) - AIF1 Frame Ctrl 14
- */
- #define ARIZONA_AIF1RX4_SLOT_MASK 0x003F /* AIF1RX4_SLOT - [5:0] */
- #define ARIZONA_AIF1RX4_SLOT_SHIFT 0 /* AIF1RX4_SLOT - [5:0] */
- #define ARIZONA_AIF1RX4_SLOT_WIDTH 6 /* AIF1RX4_SLOT - [5:0] */
- /*
- * R1301 (0x515) - AIF1 Frame Ctrl 15
- */
- #define ARIZONA_AIF1RX5_SLOT_MASK 0x003F /* AIF1RX5_SLOT - [5:0] */
- #define ARIZONA_AIF1RX5_SLOT_SHIFT 0 /* AIF1RX5_SLOT - [5:0] */
- #define ARIZONA_AIF1RX5_SLOT_WIDTH 6 /* AIF1RX5_SLOT - [5:0] */
- /*
- * R1302 (0x516) - AIF1 Frame Ctrl 16
- */
- #define ARIZONA_AIF1RX6_SLOT_MASK 0x003F /* AIF1RX6_SLOT - [5:0] */
- #define ARIZONA_AIF1RX6_SLOT_SHIFT 0 /* AIF1RX6_SLOT - [5:0] */
- #define ARIZONA_AIF1RX6_SLOT_WIDTH 6 /* AIF1RX6_SLOT - [5:0] */
- /*
- * R1303 (0x517) - AIF1 Frame Ctrl 17
- */
- #define ARIZONA_AIF1RX7_SLOT_MASK 0x003F /* AIF1RX7_SLOT - [5:0] */
- #define ARIZONA_AIF1RX7_SLOT_SHIFT 0 /* AIF1RX7_SLOT - [5:0] */
- #define ARIZONA_AIF1RX7_SLOT_WIDTH 6 /* AIF1RX7_SLOT - [5:0] */
- /*
- * R1304 (0x518) - AIF1 Frame Ctrl 18
- */
- #define ARIZONA_AIF1RX8_SLOT_MASK 0x003F /* AIF1RX8_SLOT - [5:0] */
- #define ARIZONA_AIF1RX8_SLOT_SHIFT 0 /* AIF1RX8_SLOT - [5:0] */
- #define ARIZONA_AIF1RX8_SLOT_WIDTH 6 /* AIF1RX8_SLOT - [5:0] */
- /*
- * R1305 (0x519) - AIF1 Tx Enables
- */
- #define ARIZONA_AIF1TX8_ENA 0x0080 /* AIF1TX8_ENA */
- #define ARIZONA_AIF1TX8_ENA_MASK 0x0080 /* AIF1TX8_ENA */
- #define ARIZONA_AIF1TX8_ENA_SHIFT 7 /* AIF1TX8_ENA */
- #define ARIZONA_AIF1TX8_ENA_WIDTH 1 /* AIF1TX8_ENA */
- #define ARIZONA_AIF1TX7_ENA 0x0040 /* AIF1TX7_ENA */
- #define ARIZONA_AIF1TX7_ENA_MASK 0x0040 /* AIF1TX7_ENA */
- #define ARIZONA_AIF1TX7_ENA_SHIFT 6 /* AIF1TX7_ENA */
- #define ARIZONA_AIF1TX7_ENA_WIDTH 1 /* AIF1TX7_ENA */
- #define ARIZONA_AIF1TX6_ENA 0x0020 /* AIF1TX6_ENA */
- #define ARIZONA_AIF1TX6_ENA_MASK 0x0020 /* AIF1TX6_ENA */
- #define ARIZONA_AIF1TX6_ENA_SHIFT 5 /* AIF1TX6_ENA */
- #define ARIZONA_AIF1TX6_ENA_WIDTH 1 /* AIF1TX6_ENA */
- #define ARIZONA_AIF1TX5_ENA 0x0010 /* AIF1TX5_ENA */
- #define ARIZONA_AIF1TX5_ENA_MASK 0x0010 /* AIF1TX5_ENA */
- #define ARIZONA_AIF1TX5_ENA_SHIFT 4 /* AIF1TX5_ENA */
- #define ARIZONA_AIF1TX5_ENA_WIDTH 1 /* AIF1TX5_ENA */
- #define ARIZONA_AIF1TX4_ENA 0x0008 /* AIF1TX4_ENA */
- #define ARIZONA_AIF1TX4_ENA_MASK 0x0008 /* AIF1TX4_ENA */
- #define ARIZONA_AIF1TX4_ENA_SHIFT 3 /* AIF1TX4_ENA */
- #define ARIZONA_AIF1TX4_ENA_WIDTH 1 /* AIF1TX4_ENA */
- #define ARIZONA_AIF1TX3_ENA 0x0004 /* AIF1TX3_ENA */
- #define ARIZONA_AIF1TX3_ENA_MASK 0x0004 /* AIF1TX3_ENA */
- #define ARIZONA_AIF1TX3_ENA_SHIFT 2 /* AIF1TX3_ENA */
- #define ARIZONA_AIF1TX3_ENA_WIDTH 1 /* AIF1TX3_ENA */
- #define ARIZONA_AIF1TX2_ENA 0x0002 /* AIF1TX2_ENA */
- #define ARIZONA_AIF1TX2_ENA_MASK 0x0002 /* AIF1TX2_ENA */
- #define ARIZONA_AIF1TX2_ENA_SHIFT 1 /* AIF1TX2_ENA */
- #define ARIZONA_AIF1TX2_ENA_WIDTH 1 /* AIF1TX2_ENA */
- #define ARIZONA_AIF1TX1_ENA 0x0001 /* AIF1TX1_ENA */
- #define ARIZONA_AIF1TX1_ENA_MASK 0x0001 /* AIF1TX1_ENA */
- #define ARIZONA_AIF1TX1_ENA_SHIFT 0 /* AIF1TX1_ENA */
- #define ARIZONA_AIF1TX1_ENA_WIDTH 1 /* AIF1TX1_ENA */
- /*
- * R1306 (0x51A) - AIF1 Rx Enables
- */
- #define ARIZONA_AIF1RX8_ENA 0x0080 /* AIF1RX8_ENA */
- #define ARIZONA_AIF1RX8_ENA_MASK 0x0080 /* AIF1RX8_ENA */
- #define ARIZONA_AIF1RX8_ENA_SHIFT 7 /* AIF1RX8_ENA */
- #define ARIZONA_AIF1RX8_ENA_WIDTH 1 /* AIF1RX8_ENA */
- #define ARIZONA_AIF1RX7_ENA 0x0040 /* AIF1RX7_ENA */
- #define ARIZONA_AIF1RX7_ENA_MASK 0x0040 /* AIF1RX7_ENA */
- #define ARIZONA_AIF1RX7_ENA_SHIFT 6 /* AIF1RX7_ENA */
- #define ARIZONA_AIF1RX7_ENA_WIDTH 1 /* AIF1RX7_ENA */
- #define ARIZONA_AIF1RX6_ENA 0x0020 /* AIF1RX6_ENA */
- #define ARIZONA_AIF1RX6_ENA_MASK 0x0020 /* AIF1RX6_ENA */
- #define ARIZONA_AIF1RX6_ENA_SHIFT 5 /* AIF1RX6_ENA */
- #define ARIZONA_AIF1RX6_ENA_WIDTH 1 /* AIF1RX6_ENA */
- #define ARIZONA_AIF1RX5_ENA 0x0010 /* AIF1RX5_ENA */
- #define ARIZONA_AIF1RX5_ENA_MASK 0x0010 /* AIF1RX5_ENA */
- #define ARIZONA_AIF1RX5_ENA_SHIFT 4 /* AIF1RX5_ENA */
- #define ARIZONA_AIF1RX5_ENA_WIDTH 1 /* AIF1RX5_ENA */
- #define ARIZONA_AIF1RX4_ENA 0x0008 /* AIF1RX4_ENA */
- #define ARIZONA_AIF1RX4_ENA_MASK 0x0008 /* AIF1RX4_ENA */
- #define ARIZONA_AIF1RX4_ENA_SHIFT 3 /* AIF1RX4_ENA */
- #define ARIZONA_AIF1RX4_ENA_WIDTH 1 /* AIF1RX4_ENA */
- #define ARIZONA_AIF1RX3_ENA 0x0004 /* AIF1RX3_ENA */
- #define ARIZONA_AIF1RX3_ENA_MASK 0x0004 /* AIF1RX3_ENA */
- #define ARIZONA_AIF1RX3_ENA_SHIFT 2 /* AIF1RX3_ENA */
- #define ARIZONA_AIF1RX3_ENA_WIDTH 1 /* AIF1RX3_ENA */
- #define ARIZONA_AIF1RX2_ENA 0x0002 /* AIF1RX2_ENA */
- #define ARIZONA_AIF1RX2_ENA_MASK 0x0002 /* AIF1RX2_ENA */
- #define ARIZONA_AIF1RX2_ENA_SHIFT 1 /* AIF1RX2_ENA */
- #define ARIZONA_AIF1RX2_ENA_WIDTH 1 /* AIF1RX2_ENA */
- #define ARIZONA_AIF1RX1_ENA 0x0001 /* AIF1RX1_ENA */
- #define ARIZONA_AIF1RX1_ENA_MASK 0x0001 /* AIF1RX1_ENA */
- #define ARIZONA_AIF1RX1_ENA_SHIFT 0 /* AIF1RX1_ENA */
- #define ARIZONA_AIF1RX1_ENA_WIDTH 1 /* AIF1RX1_ENA */
- /*
- * R1307 (0x51B) - AIF1 Force Write
- */
- #define ARIZONA_AIF1_FRC_WR 0x0001 /* AIF1_FRC_WR */
- #define ARIZONA_AIF1_FRC_WR_MASK 0x0001 /* AIF1_FRC_WR */
- #define ARIZONA_AIF1_FRC_WR_SHIFT 0 /* AIF1_FRC_WR */
- #define ARIZONA_AIF1_FRC_WR_WIDTH 1 /* AIF1_FRC_WR */
- /*
- * R1344 (0x540) - AIF2 BCLK Ctrl
- */
- #define ARIZONA_AIF2_BCLK_INV 0x0080 /* AIF2_BCLK_INV */
- #define ARIZONA_AIF2_BCLK_INV_MASK 0x0080 /* AIF2_BCLK_INV */
- #define ARIZONA_AIF2_BCLK_INV_SHIFT 7 /* AIF2_BCLK_INV */
- #define ARIZONA_AIF2_BCLK_INV_WIDTH 1 /* AIF2_BCLK_INV */
- #define ARIZONA_AIF2_BCLK_FRC 0x0040 /* AIF2_BCLK_FRC */
- #define ARIZONA_AIF2_BCLK_FRC_MASK 0x0040 /* AIF2_BCLK_FRC */
- #define ARIZONA_AIF2_BCLK_FRC_SHIFT 6 /* AIF2_BCLK_FRC */
- #define ARIZONA_AIF2_BCLK_FRC_WIDTH 1 /* AIF2_BCLK_FRC */
- #define ARIZONA_AIF2_BCLK_MSTR 0x0020 /* AIF2_BCLK_MSTR */
- #define ARIZONA_AIF2_BCLK_MSTR_MASK 0x0020 /* AIF2_BCLK_MSTR */
- #define ARIZONA_AIF2_BCLK_MSTR_SHIFT 5 /* AIF2_BCLK_MSTR */
- #define ARIZONA_AIF2_BCLK_MSTR_WIDTH 1 /* AIF2_BCLK_MSTR */
- #define ARIZONA_AIF2_BCLK_FREQ_MASK 0x001F /* AIF2_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF2_BCLK_FREQ_SHIFT 0 /* AIF2_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF2_BCLK_FREQ_WIDTH 5 /* AIF2_BCLK_FREQ - [4:0] */
- /*
- * R1345 (0x541) - AIF2 Tx Pin Ctrl
- */
- #define ARIZONA_AIF2TX_DAT_TRI 0x0020 /* AIF2TX_DAT_TRI */
- #define ARIZONA_AIF2TX_DAT_TRI_MASK 0x0020 /* AIF2TX_DAT_TRI */
- #define ARIZONA_AIF2TX_DAT_TRI_SHIFT 5 /* AIF2TX_DAT_TRI */
- #define ARIZONA_AIF2TX_DAT_TRI_WIDTH 1 /* AIF2TX_DAT_TRI */
- #define ARIZONA_AIF2TX_LRCLK_SRC 0x0008 /* AIF2TX_LRCLK_SRC */
- #define ARIZONA_AIF2TX_LRCLK_SRC_MASK 0x0008 /* AIF2TX_LRCLK_SRC */
- #define ARIZONA_AIF2TX_LRCLK_SRC_SHIFT 3 /* AIF2TX_LRCLK_SRC */
- #define ARIZONA_AIF2TX_LRCLK_SRC_WIDTH 1 /* AIF2TX_LRCLK_SRC */
- #define ARIZONA_AIF2TX_LRCLK_INV 0x0004 /* AIF2TX_LRCLK_INV */
- #define ARIZONA_AIF2TX_LRCLK_INV_MASK 0x0004 /* AIF2TX_LRCLK_INV */
- #define ARIZONA_AIF2TX_LRCLK_INV_SHIFT 2 /* AIF2TX_LRCLK_INV */
- #define ARIZONA_AIF2TX_LRCLK_INV_WIDTH 1 /* AIF2TX_LRCLK_INV */
- #define ARIZONA_AIF2TX_LRCLK_FRC 0x0002 /* AIF2TX_LRCLK_FRC */
- #define ARIZONA_AIF2TX_LRCLK_FRC_MASK 0x0002 /* AIF2TX_LRCLK_FRC */
- #define ARIZONA_AIF2TX_LRCLK_FRC_SHIFT 1 /* AIF2TX_LRCLK_FRC */
- #define ARIZONA_AIF2TX_LRCLK_FRC_WIDTH 1 /* AIF2TX_LRCLK_FRC */
- #define ARIZONA_AIF2TX_LRCLK_MSTR 0x0001 /* AIF2TX_LRCLK_MSTR */
- #define ARIZONA_AIF2TX_LRCLK_MSTR_MASK 0x0001 /* AIF2TX_LRCLK_MSTR */
- #define ARIZONA_AIF2TX_LRCLK_MSTR_SHIFT 0 /* AIF2TX_LRCLK_MSTR */
- #define ARIZONA_AIF2TX_LRCLK_MSTR_WIDTH 1 /* AIF2TX_LRCLK_MSTR */
- /*
- * R1346 (0x542) - AIF2 Rx Pin Ctrl
- */
- #define ARIZONA_AIF2RX_LRCLK_INV 0x0004 /* AIF2RX_LRCLK_INV */
- #define ARIZONA_AIF2RX_LRCLK_INV_MASK 0x0004 /* AIF2RX_LRCLK_INV */
- #define ARIZONA_AIF2RX_LRCLK_INV_SHIFT 2 /* AIF2RX_LRCLK_INV */
- #define ARIZONA_AIF2RX_LRCLK_INV_WIDTH 1 /* AIF2RX_LRCLK_INV */
- #define ARIZONA_AIF2RX_LRCLK_FRC 0x0002 /* AIF2RX_LRCLK_FRC */
- #define ARIZONA_AIF2RX_LRCLK_FRC_MASK 0x0002 /* AIF2RX_LRCLK_FRC */
- #define ARIZONA_AIF2RX_LRCLK_FRC_SHIFT 1 /* AIF2RX_LRCLK_FRC */
- #define ARIZONA_AIF2RX_LRCLK_FRC_WIDTH 1 /* AIF2RX_LRCLK_FRC */
- #define ARIZONA_AIF2RX_LRCLK_MSTR 0x0001 /* AIF2RX_LRCLK_MSTR */
- #define ARIZONA_AIF2RX_LRCLK_MSTR_MASK 0x0001 /* AIF2RX_LRCLK_MSTR */
- #define ARIZONA_AIF2RX_LRCLK_MSTR_SHIFT 0 /* AIF2RX_LRCLK_MSTR */
- #define ARIZONA_AIF2RX_LRCLK_MSTR_WIDTH 1 /* AIF2RX_LRCLK_MSTR */
- /*
- * R1347 (0x543) - AIF2 Rate Ctrl
- */
- #define ARIZONA_AIF2_RATE_MASK 0x7800 /* AIF2_RATE - [14:11] */
- #define ARIZONA_AIF2_RATE_SHIFT 11 /* AIF2_RATE - [14:11] */
- #define ARIZONA_AIF2_RATE_WIDTH 4 /* AIF2_RATE - [14:11] */
- #define ARIZONA_AIF2_TRI 0x0040 /* AIF2_TRI */
- #define ARIZONA_AIF2_TRI_MASK 0x0040 /* AIF2_TRI */
- #define ARIZONA_AIF2_TRI_SHIFT 6 /* AIF2_TRI */
- #define ARIZONA_AIF2_TRI_WIDTH 1 /* AIF2_TRI */
- /*
- * R1348 (0x544) - AIF2 Format
- */
- #define ARIZONA_AIF2_FMT_MASK 0x0007 /* AIF2_FMT - [2:0] */
- #define ARIZONA_AIF2_FMT_SHIFT 0 /* AIF2_FMT - [2:0] */
- #define ARIZONA_AIF2_FMT_WIDTH 3 /* AIF2_FMT - [2:0] */
- /*
- * R1349 (0x545) - AIF2 Tx BCLK Rate
- */
- #define ARIZONA_AIF2TX_BCPF_MASK 0x1FFF /* AIF2TX_BCPF - [12:0] */
- #define ARIZONA_AIF2TX_BCPF_SHIFT 0 /* AIF2TX_BCPF - [12:0] */
- #define ARIZONA_AIF2TX_BCPF_WIDTH 13 /* AIF2TX_BCPF - [12:0] */
- /*
- * R1350 (0x546) - AIF2 Rx BCLK Rate
- */
- #define ARIZONA_AIF2RX_BCPF_MASK 0x1FFF /* AIF2RX_BCPF - [12:0] */
- #define ARIZONA_AIF2RX_BCPF_SHIFT 0 /* AIF2RX_BCPF - [12:0] */
- #define ARIZONA_AIF2RX_BCPF_WIDTH 13 /* AIF2RX_BCPF - [12:0] */
- /*
- * R1351 (0x547) - AIF2 Frame Ctrl 1
- */
- #define ARIZONA_AIF2TX_WL_MASK 0x3F00 /* AIF2TX_WL - [13:8] */
- #define ARIZONA_AIF2TX_WL_SHIFT 8 /* AIF2TX_WL - [13:8] */
- #define ARIZONA_AIF2TX_WL_WIDTH 6 /* AIF2TX_WL - [13:8] */
- #define ARIZONA_AIF2TX_SLOT_LEN_MASK 0x00FF /* AIF2TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF2TX_SLOT_LEN_SHIFT 0 /* AIF2TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF2TX_SLOT_LEN_WIDTH 8 /* AIF2TX_SLOT_LEN - [7:0] */
- /*
- * R1352 (0x548) - AIF2 Frame Ctrl 2
- */
- #define ARIZONA_AIF2RX_WL_MASK 0x3F00 /* AIF2RX_WL - [13:8] */
- #define ARIZONA_AIF2RX_WL_SHIFT 8 /* AIF2RX_WL - [13:8] */
- #define ARIZONA_AIF2RX_WL_WIDTH 6 /* AIF2RX_WL - [13:8] */
- #define ARIZONA_AIF2RX_SLOT_LEN_MASK 0x00FF /* AIF2RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF2RX_SLOT_LEN_SHIFT 0 /* AIF2RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF2RX_SLOT_LEN_WIDTH 8 /* AIF2RX_SLOT_LEN - [7:0] */
- /*
- * R1353 (0x549) - AIF2 Frame Ctrl 3
- */
- #define ARIZONA_AIF2TX1_SLOT_MASK 0x003F /* AIF2TX1_SLOT - [5:0] */
- #define ARIZONA_AIF2TX1_SLOT_SHIFT 0 /* AIF2TX1_SLOT - [5:0] */
- #define ARIZONA_AIF2TX1_SLOT_WIDTH 6 /* AIF2TX1_SLOT - [5:0] */
- /*
- * R1354 (0x54A) - AIF2 Frame Ctrl 4
- */
- #define ARIZONA_AIF2TX2_SLOT_MASK 0x003F /* AIF2TX2_SLOT - [5:0] */
- #define ARIZONA_AIF2TX2_SLOT_SHIFT 0 /* AIF2TX2_SLOT - [5:0] */
- #define ARIZONA_AIF2TX2_SLOT_WIDTH 6 /* AIF2TX2_SLOT - [5:0] */
- /*
- * R1361 (0x551) - AIF2 Frame Ctrl 11
- */
- #define ARIZONA_AIF2RX1_SLOT_MASK 0x003F /* AIF2RX1_SLOT - [5:0] */
- #define ARIZONA_AIF2RX1_SLOT_SHIFT 0 /* AIF2RX1_SLOT - [5:0] */
- #define ARIZONA_AIF2RX1_SLOT_WIDTH 6 /* AIF2RX1_SLOT - [5:0] */
- /*
- * R1362 (0x552) - AIF2 Frame Ctrl 12
- */
- #define ARIZONA_AIF2RX2_SLOT_MASK 0x003F /* AIF2RX2_SLOT - [5:0] */
- #define ARIZONA_AIF2RX2_SLOT_SHIFT 0 /* AIF2RX2_SLOT - [5:0] */
- #define ARIZONA_AIF2RX2_SLOT_WIDTH 6 /* AIF2RX2_SLOT - [5:0] */
- /*
- * R1369 (0x559) - AIF2 Tx Enables
- */
- #define ARIZONA_AIF2TX2_ENA 0x0002 /* AIF2TX2_ENA */
- #define ARIZONA_AIF2TX2_ENA_MASK 0x0002 /* AIF2TX2_ENA */
- #define ARIZONA_AIF2TX2_ENA_SHIFT 1 /* AIF2TX2_ENA */
- #define ARIZONA_AIF2TX2_ENA_WIDTH 1 /* AIF2TX2_ENA */
- #define ARIZONA_AIF2TX1_ENA 0x0001 /* AIF2TX1_ENA */
- #define ARIZONA_AIF2TX1_ENA_MASK 0x0001 /* AIF2TX1_ENA */
- #define ARIZONA_AIF2TX1_ENA_SHIFT 0 /* AIF2TX1_ENA */
- #define ARIZONA_AIF2TX1_ENA_WIDTH 1 /* AIF2TX1_ENA */
- /*
- * R1370 (0x55A) - AIF2 Rx Enables
- */
- #define ARIZONA_AIF2RX2_ENA 0x0002 /* AIF2RX2_ENA */
- #define ARIZONA_AIF2RX2_ENA_MASK 0x0002 /* AIF2RX2_ENA */
- #define ARIZONA_AIF2RX2_ENA_SHIFT 1 /* AIF2RX2_ENA */
- #define ARIZONA_AIF2RX2_ENA_WIDTH 1 /* AIF2RX2_ENA */
- #define ARIZONA_AIF2RX1_ENA 0x0001 /* AIF2RX1_ENA */
- #define ARIZONA_AIF2RX1_ENA_MASK 0x0001 /* AIF2RX1_ENA */
- #define ARIZONA_AIF2RX1_ENA_SHIFT 0 /* AIF2RX1_ENA */
- #define ARIZONA_AIF2RX1_ENA_WIDTH 1 /* AIF2RX1_ENA */
- /*
- * R1371 (0x55B) - AIF2 Force Write
- */
- #define ARIZONA_AIF2_FRC_WR 0x0001 /* AIF2_FRC_WR */
- #define ARIZONA_AIF2_FRC_WR_MASK 0x0001 /* AIF2_FRC_WR */
- #define ARIZONA_AIF2_FRC_WR_SHIFT 0 /* AIF2_FRC_WR */
- #define ARIZONA_AIF2_FRC_WR_WIDTH 1 /* AIF2_FRC_WR */
- /*
- * R1408 (0x580) - AIF3 BCLK Ctrl
- */
- #define ARIZONA_AIF3_BCLK_INV 0x0080 /* AIF3_BCLK_INV */
- #define ARIZONA_AIF3_BCLK_INV_MASK 0x0080 /* AIF3_BCLK_INV */
- #define ARIZONA_AIF3_BCLK_INV_SHIFT 7 /* AIF3_BCLK_INV */
- #define ARIZONA_AIF3_BCLK_INV_WIDTH 1 /* AIF3_BCLK_INV */
- #define ARIZONA_AIF3_BCLK_FRC 0x0040 /* AIF3_BCLK_FRC */
- #define ARIZONA_AIF3_BCLK_FRC_MASK 0x0040 /* AIF3_BCLK_FRC */
- #define ARIZONA_AIF3_BCLK_FRC_SHIFT 6 /* AIF3_BCLK_FRC */
- #define ARIZONA_AIF3_BCLK_FRC_WIDTH 1 /* AIF3_BCLK_FRC */
- #define ARIZONA_AIF3_BCLK_MSTR 0x0020 /* AIF3_BCLK_MSTR */
- #define ARIZONA_AIF3_BCLK_MSTR_MASK 0x0020 /* AIF3_BCLK_MSTR */
- #define ARIZONA_AIF3_BCLK_MSTR_SHIFT 5 /* AIF3_BCLK_MSTR */
- #define ARIZONA_AIF3_BCLK_MSTR_WIDTH 1 /* AIF3_BCLK_MSTR */
- #define ARIZONA_AIF3_BCLK_FREQ_MASK 0x001F /* AIF3_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF3_BCLK_FREQ_SHIFT 0 /* AIF3_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF3_BCLK_FREQ_WIDTH 5 /* AIF3_BCLK_FREQ - [4:0] */
- /*
- * R1409 (0x581) - AIF3 Tx Pin Ctrl
- */
- #define ARIZONA_AIF3TX_DAT_TRI 0x0020 /* AIF3TX_DAT_TRI */
- #define ARIZONA_AIF3TX_DAT_TRI_MASK 0x0020 /* AIF3TX_DAT_TRI */
- #define ARIZONA_AIF3TX_DAT_TRI_SHIFT 5 /* AIF3TX_DAT_TRI */
- #define ARIZONA_AIF3TX_DAT_TRI_WIDTH 1 /* AIF3TX_DAT_TRI */
- #define ARIZONA_AIF3TX_LRCLK_SRC 0x0008 /* AIF3TX_LRCLK_SRC */
- #define ARIZONA_AIF3TX_LRCLK_SRC_MASK 0x0008 /* AIF3TX_LRCLK_SRC */
- #define ARIZONA_AIF3TX_LRCLK_SRC_SHIFT 3 /* AIF3TX_LRCLK_SRC */
- #define ARIZONA_AIF3TX_LRCLK_SRC_WIDTH 1 /* AIF3TX_LRCLK_SRC */
- #define ARIZONA_AIF3TX_LRCLK_INV 0x0004 /* AIF3TX_LRCLK_INV */
- #define ARIZONA_AIF3TX_LRCLK_INV_MASK 0x0004 /* AIF3TX_LRCLK_INV */
- #define ARIZONA_AIF3TX_LRCLK_INV_SHIFT 2 /* AIF3TX_LRCLK_INV */
- #define ARIZONA_AIF3TX_LRCLK_INV_WIDTH 1 /* AIF3TX_LRCLK_INV */
- #define ARIZONA_AIF3TX_LRCLK_FRC 0x0002 /* AIF3TX_LRCLK_FRC */
- #define ARIZONA_AIF3TX_LRCLK_FRC_MASK 0x0002 /* AIF3TX_LRCLK_FRC */
- #define ARIZONA_AIF3TX_LRCLK_FRC_SHIFT 1 /* AIF3TX_LRCLK_FRC */
- #define ARIZONA_AIF3TX_LRCLK_FRC_WIDTH 1 /* AIF3TX_LRCLK_FRC */
- #define ARIZONA_AIF3TX_LRCLK_MSTR 0x0001 /* AIF3TX_LRCLK_MSTR */
- #define ARIZONA_AIF3TX_LRCLK_MSTR_MASK 0x0001 /* AIF3TX_LRCLK_MSTR */
- #define ARIZONA_AIF3TX_LRCLK_MSTR_SHIFT 0 /* AIF3TX_LRCLK_MSTR */
- #define ARIZONA_AIF3TX_LRCLK_MSTR_WIDTH 1 /* AIF3TX_LRCLK_MSTR */
- /*
- * R1410 (0x582) - AIF3 Rx Pin Ctrl
- */
- #define ARIZONA_AIF3RX_LRCLK_INV 0x0004 /* AIF3RX_LRCLK_INV */
- #define ARIZONA_AIF3RX_LRCLK_INV_MASK 0x0004 /* AIF3RX_LRCLK_INV */
- #define ARIZONA_AIF3RX_LRCLK_INV_SHIFT 2 /* AIF3RX_LRCLK_INV */
- #define ARIZONA_AIF3RX_LRCLK_INV_WIDTH 1 /* AIF3RX_LRCLK_INV */
- #define ARIZONA_AIF3RX_LRCLK_FRC 0x0002 /* AIF3RX_LRCLK_FRC */
- #define ARIZONA_AIF3RX_LRCLK_FRC_MASK 0x0002 /* AIF3RX_LRCLK_FRC */
- #define ARIZONA_AIF3RX_LRCLK_FRC_SHIFT 1 /* AIF3RX_LRCLK_FRC */
- #define ARIZONA_AIF3RX_LRCLK_FRC_WIDTH 1 /* AIF3RX_LRCLK_FRC */
- #define ARIZONA_AIF3RX_LRCLK_MSTR 0x0001 /* AIF3RX_LRCLK_MSTR */
- #define ARIZONA_AIF3RX_LRCLK_MSTR_MASK 0x0001 /* AIF3RX_LRCLK_MSTR */
- #define ARIZONA_AIF3RX_LRCLK_MSTR_SHIFT 0 /* AIF3RX_LRCLK_MSTR */
- #define ARIZONA_AIF3RX_LRCLK_MSTR_WIDTH 1 /* AIF3RX_LRCLK_MSTR */
- /*
- * R1411 (0x583) - AIF3 Rate Ctrl
- */
- #define ARIZONA_AIF3_RATE_MASK 0x7800 /* AIF3_RATE - [14:11] */
- #define ARIZONA_AIF3_RATE_SHIFT 11 /* AIF3_RATE - [14:11] */
- #define ARIZONA_AIF3_RATE_WIDTH 4 /* AIF3_RATE - [14:11] */
- #define ARIZONA_AIF3_TRI 0x0040 /* AIF3_TRI */
- #define ARIZONA_AIF3_TRI_MASK 0x0040 /* AIF3_TRI */
- #define ARIZONA_AIF3_TRI_SHIFT 6 /* AIF3_TRI */
- #define ARIZONA_AIF3_TRI_WIDTH 1 /* AIF3_TRI */
- /*
- * R1412 (0x584) - AIF3 Format
- */
- #define ARIZONA_AIF3_FMT_MASK 0x0007 /* AIF3_FMT - [2:0] */
- #define ARIZONA_AIF3_FMT_SHIFT 0 /* AIF3_FMT - [2:0] */
- #define ARIZONA_AIF3_FMT_WIDTH 3 /* AIF3_FMT - [2:0] */
- /*
- * R1413 (0x585) - AIF3 Tx BCLK Rate
- */
- #define ARIZONA_AIF3TX_BCPF_MASK 0x1FFF /* AIF3TX_BCPF - [12:0] */
- #define ARIZONA_AIF3TX_BCPF_SHIFT 0 /* AIF3TX_BCPF - [12:0] */
- #define ARIZONA_AIF3TX_BCPF_WIDTH 13 /* AIF3TX_BCPF - [12:0] */
- /*
- * R1414 (0x586) - AIF3 Rx BCLK Rate
- */
- #define ARIZONA_AIF3RX_BCPF_MASK 0x1FFF /* AIF3RX_BCPF - [12:0] */
- #define ARIZONA_AIF3RX_BCPF_SHIFT 0 /* AIF3RX_BCPF - [12:0] */
- #define ARIZONA_AIF3RX_BCPF_WIDTH 13 /* AIF3RX_BCPF - [12:0] */
- /*
- * R1415 (0x587) - AIF3 Frame Ctrl 1
- */
- #define ARIZONA_AIF3TX_WL_MASK 0x3F00 /* AIF3TX_WL - [13:8] */
- #define ARIZONA_AIF3TX_WL_SHIFT 8 /* AIF3TX_WL - [13:8] */
- #define ARIZONA_AIF3TX_WL_WIDTH 6 /* AIF3TX_WL - [13:8] */
- #define ARIZONA_AIF3TX_SLOT_LEN_MASK 0x00FF /* AIF3TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF3TX_SLOT_LEN_SHIFT 0 /* AIF3TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF3TX_SLOT_LEN_WIDTH 8 /* AIF3TX_SLOT_LEN - [7:0] */
- /*
- * R1416 (0x588) - AIF3 Frame Ctrl 2
- */
- #define ARIZONA_AIF3RX_WL_MASK 0x3F00 /* AIF3RX_WL - [13:8] */
- #define ARIZONA_AIF3RX_WL_SHIFT 8 /* AIF3RX_WL - [13:8] */
- #define ARIZONA_AIF3RX_WL_WIDTH 6 /* AIF3RX_WL - [13:8] */
- #define ARIZONA_AIF3RX_SLOT_LEN_MASK 0x00FF /* AIF3RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF3RX_SLOT_LEN_SHIFT 0 /* AIF3RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF3RX_SLOT_LEN_WIDTH 8 /* AIF3RX_SLOT_LEN - [7:0] */
- /*
- * R1417 (0x589) - AIF3 Frame Ctrl 3
- */
- #define ARIZONA_AIF3TX1_SLOT_MASK 0x003F /* AIF3TX1_SLOT - [5:0] */
- #define ARIZONA_AIF3TX1_SLOT_SHIFT 0 /* AIF3TX1_SLOT - [5:0] */
- #define ARIZONA_AIF3TX1_SLOT_WIDTH 6 /* AIF3TX1_SLOT - [5:0] */
- /*
- * R1418 (0x58A) - AIF3 Frame Ctrl 4
- */
- #define ARIZONA_AIF3TX2_SLOT_MASK 0x003F /* AIF3TX2_SLOT - [5:0] */
- #define ARIZONA_AIF3TX2_SLOT_SHIFT 0 /* AIF3TX2_SLOT - [5:0] */
- #define ARIZONA_AIF3TX2_SLOT_WIDTH 6 /* AIF3TX2_SLOT - [5:0] */
- /*
- * R1425 (0x591) - AIF3 Frame Ctrl 11
- */
- #define ARIZONA_AIF3RX1_SLOT_MASK 0x003F /* AIF3RX1_SLOT - [5:0] */
- #define ARIZONA_AIF3RX1_SLOT_SHIFT 0 /* AIF3RX1_SLOT - [5:0] */
- #define ARIZONA_AIF3RX1_SLOT_WIDTH 6 /* AIF3RX1_SLOT - [5:0] */
- /*
- * R1426 (0x592) - AIF3 Frame Ctrl 12
- */
- #define ARIZONA_AIF3RX2_SLOT_MASK 0x003F /* AIF3RX2_SLOT - [5:0] */
- #define ARIZONA_AIF3RX2_SLOT_SHIFT 0 /* AIF3RX2_SLOT - [5:0] */
- #define ARIZONA_AIF3RX2_SLOT_WIDTH 6 /* AIF3RX2_SLOT - [5:0] */
- /*
- * R1433 (0x599) - AIF3 Tx Enables
- */
- #define ARIZONA_AIF3TX2_ENA 0x0002 /* AIF3TX2_ENA */
- #define ARIZONA_AIF3TX2_ENA_MASK 0x0002 /* AIF3TX2_ENA */
- #define ARIZONA_AIF3TX2_ENA_SHIFT 1 /* AIF3TX2_ENA */
- #define ARIZONA_AIF3TX2_ENA_WIDTH 1 /* AIF3TX2_ENA */
- #define ARIZONA_AIF3TX1_ENA 0x0001 /* AIF3TX1_ENA */
- #define ARIZONA_AIF3TX1_ENA_MASK 0x0001 /* AIF3TX1_ENA */
- #define ARIZONA_AIF3TX1_ENA_SHIFT 0 /* AIF3TX1_ENA */
- #define ARIZONA_AIF3TX1_ENA_WIDTH 1 /* AIF3TX1_ENA */
- /*
- * R1434 (0x59A) - AIF3 Rx Enables
- */
- #define ARIZONA_AIF3RX2_ENA 0x0002 /* AIF3RX2_ENA */
- #define ARIZONA_AIF3RX2_ENA_MASK 0x0002 /* AIF3RX2_ENA */
- #define ARIZONA_AIF3RX2_ENA_SHIFT 1 /* AIF3RX2_ENA */
- #define ARIZONA_AIF3RX2_ENA_WIDTH 1 /* AIF3RX2_ENA */
- #define ARIZONA_AIF3RX1_ENA 0x0001 /* AIF3RX1_ENA */
- #define ARIZONA_AIF3RX1_ENA_MASK 0x0001 /* AIF3RX1_ENA */
- #define ARIZONA_AIF3RX1_ENA_SHIFT 0 /* AIF3RX1_ENA */
- #define ARIZONA_AIF3RX1_ENA_WIDTH 1 /* AIF3RX1_ENA */
- /*
- * R1435 (0x59B) - AIF3 Force Write
- */
- #define ARIZONA_AIF3_FRC_WR 0x0001 /* AIF3_FRC_WR */
- #define ARIZONA_AIF3_FRC_WR_MASK 0x0001 /* AIF3_FRC_WR */
- #define ARIZONA_AIF3_FRC_WR_SHIFT 0 /* AIF3_FRC_WR */
- #define ARIZONA_AIF3_FRC_WR_WIDTH 1 /* AIF3_FRC_WR */
- /*
- * R1507 (0x5E3) - SLIMbus Framer Ref Gear
- */
- #define ARIZONA_SLIMCLK_SRC 0x0010 /* SLIMCLK_SRC */
- #define ARIZONA_SLIMCLK_SRC_MASK 0x0010 /* SLIMCLK_SRC */
- #define ARIZONA_SLIMCLK_SRC_SHIFT 4 /* SLIMCLK_SRC */
- #define ARIZONA_SLIMCLK_SRC_WIDTH 1 /* SLIMCLK_SRC */
- #define ARIZONA_FRAMER_REF_GEAR_MASK 0x000F /* FRAMER_REF_GEAR - [3:0] */
- #define ARIZONA_FRAMER_REF_GEAR_SHIFT 0 /* FRAMER_REF_GEAR - [3:0] */
- #define ARIZONA_FRAMER_REF_GEAR_WIDTH 4 /* FRAMER_REF_GEAR - [3:0] */
- /*
- * R1509 (0x5E5) - SLIMbus Rates 1
- */
- #define ARIZONA_SLIMRX2_RATE_MASK 0x7800 /* SLIMRX2_RATE - [14:11] */
- #define ARIZONA_SLIMRX2_RATE_SHIFT 11 /* SLIMRX2_RATE - [14:11] */
- #define ARIZONA_SLIMRX2_RATE_WIDTH 4 /* SLIMRX2_RATE - [14:11] */
- #define ARIZONA_SLIMRX1_RATE_MASK 0x0078 /* SLIMRX1_RATE - [6:3] */
- #define ARIZONA_SLIMRX1_RATE_SHIFT 3 /* SLIMRX1_RATE - [6:3] */
- #define ARIZONA_SLIMRX1_RATE_WIDTH 4 /* SLIMRX1_RATE - [6:3] */
- /*
- * R1510 (0x5E6) - SLIMbus Rates 2
- */
- #define ARIZONA_SLIMRX4_RATE_MASK 0x7800 /* SLIMRX4_RATE - [14:11] */
- #define ARIZONA_SLIMRX4_RATE_SHIFT 11 /* SLIMRX4_RATE - [14:11] */
- #define ARIZONA_SLIMRX4_RATE_WIDTH 4 /* SLIMRX4_RATE - [14:11] */
- #define ARIZONA_SLIMRX3_RATE_MASK 0x0078 /* SLIMRX3_RATE - [6:3] */
- #define ARIZONA_SLIMRX3_RATE_SHIFT 3 /* SLIMRX3_RATE - [6:3] */
- #define ARIZONA_SLIMRX3_RATE_WIDTH 4 /* SLIMRX3_RATE - [6:3] */
- /*
- * R1511 (0x5E7) - SLIMbus Rates 3
- */
- #define ARIZONA_SLIMRX6_RATE_MASK 0x7800 /* SLIMRX6_RATE - [14:11] */
- #define ARIZONA_SLIMRX6_RATE_SHIFT 11 /* SLIMRX6_RATE - [14:11] */
- #define ARIZONA_SLIMRX6_RATE_WIDTH 4 /* SLIMRX6_RATE - [14:11] */
- #define ARIZONA_SLIMRX5_RATE_MASK 0x0078 /* SLIMRX5_RATE - [6:3] */
- #define ARIZONA_SLIMRX5_RATE_SHIFT 3 /* SLIMRX5_RATE - [6:3] */
- #define ARIZONA_SLIMRX5_RATE_WIDTH 4 /* SLIMRX5_RATE - [6:3] */
- /*
- * R1512 (0x5E8) - SLIMbus Rates 4
- */
- #define ARIZONA_SLIMRX8_RATE_MASK 0x7800 /* SLIMRX8_RATE - [14:11] */
- #define ARIZONA_SLIMRX8_RATE_SHIFT 11 /* SLIMRX8_RATE - [14:11] */
- #define ARIZONA_SLIMRX8_RATE_WIDTH 4 /* SLIMRX8_RATE - [14:11] */
- #define ARIZONA_SLIMRX7_RATE_MASK 0x0078 /* SLIMRX7_RATE - [6:3] */
- #define ARIZONA_SLIMRX7_RATE_SHIFT 3 /* SLIMRX7_RATE - [6:3] */
- #define ARIZONA_SLIMRX7_RATE_WIDTH 4 /* SLIMRX7_RATE - [6:3] */
- /*
- * R1513 (0x5E9) - SLIMbus Rates 5
- */
- #define ARIZONA_SLIMTX2_RATE_MASK 0x7800 /* SLIMTX2_RATE - [14:11] */
- #define ARIZONA_SLIMTX2_RATE_SHIFT 11 /* SLIMTX2_RATE - [14:11] */
- #define ARIZONA_SLIMTX2_RATE_WIDTH 4 /* SLIMTX2_RATE - [14:11] */
- #define ARIZONA_SLIMTX1_RATE_MASK 0x0078 /* SLIMTX1_RATE - [6:3] */
- #define ARIZONA_SLIMTX1_RATE_SHIFT 3 /* SLIMTX1_RATE - [6:3] */
- #define ARIZONA_SLIMTX1_RATE_WIDTH 4 /* SLIMTX1_RATE - [6:3] */
- /*
- * R1514 (0x5EA) - SLIMbus Rates 6
- */
- #define ARIZONA_SLIMTX4_RATE_MASK 0x7800 /* SLIMTX4_RATE - [14:11] */
- #define ARIZONA_SLIMTX4_RATE_SHIFT 11 /* SLIMTX4_RATE - [14:11] */
- #define ARIZONA_SLIMTX4_RATE_WIDTH 4 /* SLIMTX4_RATE - [14:11] */
- #define ARIZONA_SLIMTX3_RATE_MASK 0x0078 /* SLIMTX3_RATE - [6:3] */
- #define ARIZONA_SLIMTX3_RATE_SHIFT 3 /* SLIMTX3_RATE - [6:3] */
- #define ARIZONA_SLIMTX3_RATE_WIDTH 4 /* SLIMTX3_RATE - [6:3] */
- /*
- * R1515 (0x5EB) - SLIMbus Rates 7
- */
- #define ARIZONA_SLIMTX6_RATE_MASK 0x7800 /* SLIMTX6_RATE - [14:11] */
- #define ARIZONA_SLIMTX6_RATE_SHIFT 11 /* SLIMTX6_RATE - [14:11] */
- #define ARIZONA_SLIMTX6_RATE_WIDTH 4 /* SLIMTX6_RATE - [14:11] */
- #define ARIZONA_SLIMTX5_RATE_MASK 0x0078 /* SLIMTX5_RATE - [6:3] */
- #define ARIZONA_SLIMTX5_RATE_SHIFT 3 /* SLIMTX5_RATE - [6:3] */
- #define ARIZONA_SLIMTX5_RATE_WIDTH 4 /* SLIMTX5_RATE - [6:3] */
- /*
- * R1516 (0x5EC) - SLIMbus Rates 8
- */
- #define ARIZONA_SLIMTX8_RATE_MASK 0x7800 /* SLIMTX8_RATE - [14:11] */
- #define ARIZONA_SLIMTX8_RATE_SHIFT 11 /* SLIMTX8_RATE - [14:11] */
- #define ARIZONA_SLIMTX8_RATE_WIDTH 4 /* SLIMTX8_RATE - [14:11] */
- #define ARIZONA_SLIMTX7_RATE_MASK 0x0078 /* SLIMTX7_RATE - [6:3] */
- #define ARIZONA_SLIMTX7_RATE_SHIFT 3 /* SLIMTX7_RATE - [6:3] */
- #define ARIZONA_SLIMTX7_RATE_WIDTH 4 /* SLIMTX7_RATE - [6:3] */
- /*
- * R1525 (0x5F5) - SLIMbus RX Channel Enable
- */
- #define ARIZONA_SLIMRX8_ENA 0x0080 /* SLIMRX8_ENA */
- #define ARIZONA_SLIMRX8_ENA_MASK 0x0080 /* SLIMRX8_ENA */
- #define ARIZONA_SLIMRX8_ENA_SHIFT 7 /* SLIMRX8_ENA */
- #define ARIZONA_SLIMRX8_ENA_WIDTH 1 /* SLIMRX8_ENA */
- #define ARIZONA_SLIMRX7_ENA 0x0040 /* SLIMRX7_ENA */
- #define ARIZONA_SLIMRX7_ENA_MASK 0x0040 /* SLIMRX7_ENA */
- #define ARIZONA_SLIMRX7_ENA_SHIFT 6 /* SLIMRX7_ENA */
- #define ARIZONA_SLIMRX7_ENA_WIDTH 1 /* SLIMRX7_ENA */
- #define ARIZONA_SLIMRX6_ENA 0x0020 /* SLIMRX6_ENA */
- #define ARIZONA_SLIMRX6_ENA_MASK 0x0020 /* SLIMRX6_ENA */
- #define ARIZONA_SLIMRX6_ENA_SHIFT 5 /* SLIMRX6_ENA */
- #define ARIZONA_SLIMRX6_ENA_WIDTH 1 /* SLIMRX6_ENA */
- #define ARIZONA_SLIMRX5_ENA 0x0010 /* SLIMRX5_ENA */
- #define ARIZONA_SLIMRX5_ENA_MASK 0x0010 /* SLIMRX5_ENA */
- #define ARIZONA_SLIMRX5_ENA_SHIFT 4 /* SLIMRX5_ENA */
- #define ARIZONA_SLIMRX5_ENA_WIDTH 1 /* SLIMRX5_ENA */
- #define ARIZONA_SLIMRX4_ENA 0x0008 /* SLIMRX4_ENA */
- #define ARIZONA_SLIMRX4_ENA_MASK 0x0008 /* SLIMRX4_ENA */
- #define ARIZONA_SLIMRX4_ENA_SHIFT 3 /* SLIMRX4_ENA */
- #define ARIZONA_SLIMRX4_ENA_WIDTH 1 /* SLIMRX4_ENA */
- #define ARIZONA_SLIMRX3_ENA 0x0004 /* SLIMRX3_ENA */
- #define ARIZONA_SLIMRX3_ENA_MASK 0x0004 /* SLIMRX3_ENA */
- #define ARIZONA_SLIMRX3_ENA_SHIFT 2 /* SLIMRX3_ENA */
- #define ARIZONA_SLIMRX3_ENA_WIDTH 1 /* SLIMRX3_ENA */
- #define ARIZONA_SLIMRX2_ENA 0x0002 /* SLIMRX2_ENA */
- #define ARIZONA_SLIMRX2_ENA_MASK 0x0002 /* SLIMRX2_ENA */
- #define ARIZONA_SLIMRX2_ENA_SHIFT 1 /* SLIMRX2_ENA */
- #define ARIZONA_SLIMRX2_ENA_WIDTH 1 /* SLIMRX2_ENA */
- #define ARIZONA_SLIMRX1_ENA 0x0001 /* SLIMRX1_ENA */
- #define ARIZONA_SLIMRX1_ENA_MASK 0x0001 /* SLIMRX1_ENA */
- #define ARIZONA_SLIMRX1_ENA_SHIFT 0 /* SLIMRX1_ENA */
- #define ARIZONA_SLIMRX1_ENA_WIDTH 1 /* SLIMRX1_ENA */
- /*
- * R1526 (0x5F6) - SLIMbus TX Channel Enable
- */
- #define ARIZONA_SLIMTX8_ENA 0x0080 /* SLIMTX8_ENA */
- #define ARIZONA_SLIMTX8_ENA_MASK 0x0080 /* SLIMTX8_ENA */
- #define ARIZONA_SLIMTX8_ENA_SHIFT 7 /* SLIMTX8_ENA */
- #define ARIZONA_SLIMTX8_ENA_WIDTH 1 /* SLIMTX8_ENA */
- #define ARIZONA_SLIMTX7_ENA 0x0040 /* SLIMTX7_ENA */
- #define ARIZONA_SLIMTX7_ENA_MASK 0x0040 /* SLIMTX7_ENA */
- #define ARIZONA_SLIMTX7_ENA_SHIFT 6 /* SLIMTX7_ENA */
- #define ARIZONA_SLIMTX7_ENA_WIDTH 1 /* SLIMTX7_ENA */
- #define ARIZONA_SLIMTX6_ENA 0x0020 /* SLIMTX6_ENA */
- #define ARIZONA_SLIMTX6_ENA_MASK 0x0020 /* SLIMTX6_ENA */
- #define ARIZONA_SLIMTX6_ENA_SHIFT 5 /* SLIMTX6_ENA */
- #define ARIZONA_SLIMTX6_ENA_WIDTH 1 /* SLIMTX6_ENA */
- #define ARIZONA_SLIMTX5_ENA 0x0010 /* SLIMTX5_ENA */
- #define ARIZONA_SLIMTX5_ENA_MASK 0x0010 /* SLIMTX5_ENA */
- #define ARIZONA_SLIMTX5_ENA_SHIFT 4 /* SLIMTX5_ENA */
- #define ARIZONA_SLIMTX5_ENA_WIDTH 1 /* SLIMTX5_ENA */
- #define ARIZONA_SLIMTX4_ENA 0x0008 /* SLIMTX4_ENA */
- #define ARIZONA_SLIMTX4_ENA_MASK 0x0008 /* SLIMTX4_ENA */
- #define ARIZONA_SLIMTX4_ENA_SHIFT 3 /* SLIMTX4_ENA */
- #define ARIZONA_SLIMTX4_ENA_WIDTH 1 /* SLIMTX4_ENA */
- #define ARIZONA_SLIMTX3_ENA 0x0004 /* SLIMTX3_ENA */
- #define ARIZONA_SLIMTX3_ENA_MASK 0x0004 /* SLIMTX3_ENA */
- #define ARIZONA_SLIMTX3_ENA_SHIFT 2 /* SLIMTX3_ENA */
- #define ARIZONA_SLIMTX3_ENA_WIDTH 1 /* SLIMTX3_ENA */
- #define ARIZONA_SLIMTX2_ENA 0x0002 /* SLIMTX2_ENA */
- #define ARIZONA_SLIMTX2_ENA_MASK 0x0002 /* SLIMTX2_ENA */
- #define ARIZONA_SLIMTX2_ENA_SHIFT 1 /* SLIMTX2_ENA */
- #define ARIZONA_SLIMTX2_ENA_WIDTH 1 /* SLIMTX2_ENA */
- #define ARIZONA_SLIMTX1_ENA 0x0001 /* SLIMTX1_ENA */
- #define ARIZONA_SLIMTX1_ENA_MASK 0x0001 /* SLIMTX1_ENA */
- #define ARIZONA_SLIMTX1_ENA_SHIFT 0 /* SLIMTX1_ENA */
- #define ARIZONA_SLIMTX1_ENA_WIDTH 1 /* SLIMTX1_ENA */
- /*
- * R1527 (0x5F7) - SLIMbus RX Port Status
- */
- #define ARIZONA_SLIMRX8_PORT_STS 0x0080 /* SLIMRX8_PORT_STS */
- #define ARIZONA_SLIMRX8_PORT_STS_MASK 0x0080 /* SLIMRX8_PORT_STS */
- #define ARIZONA_SLIMRX8_PORT_STS_SHIFT 7 /* SLIMRX8_PORT_STS */
- #define ARIZONA_SLIMRX8_PORT_STS_WIDTH 1 /* SLIMRX8_PORT_STS */
- #define ARIZONA_SLIMRX7_PORT_STS 0x0040 /* SLIMRX7_PORT_STS */
- #define ARIZONA_SLIMRX7_PORT_STS_MASK 0x0040 /* SLIMRX7_PORT_STS */
- #define ARIZONA_SLIMRX7_PORT_STS_SHIFT 6 /* SLIMRX7_PORT_STS */
- #define ARIZONA_SLIMRX7_PORT_STS_WIDTH 1 /* SLIMRX7_PORT_STS */
- #define ARIZONA_SLIMRX6_PORT_STS 0x0020 /* SLIMRX6_PORT_STS */
- #define ARIZONA_SLIMRX6_PORT_STS_MASK 0x0020 /* SLIMRX6_PORT_STS */
- #define ARIZONA_SLIMRX6_PORT_STS_SHIFT 5 /* SLIMRX6_PORT_STS */
- #define ARIZONA_SLIMRX6_PORT_STS_WIDTH 1 /* SLIMRX6_PORT_STS */
- #define ARIZONA_SLIMRX5_PORT_STS 0x0010 /* SLIMRX5_PORT_STS */
- #define ARIZONA_SLIMRX5_PORT_STS_MASK 0x0010 /* SLIMRX5_PORT_STS */
- #define ARIZONA_SLIMRX5_PORT_STS_SHIFT 4 /* SLIMRX5_PORT_STS */
- #define ARIZONA_SLIMRX5_PORT_STS_WIDTH 1 /* SLIMRX5_PORT_STS */
- #define ARIZONA_SLIMRX4_PORT_STS 0x0008 /* SLIMRX4_PORT_STS */
- #define ARIZONA_SLIMRX4_PORT_STS_MASK 0x0008 /* SLIMRX4_PORT_STS */
- #define ARIZONA_SLIMRX4_PORT_STS_SHIFT 3 /* SLIMRX4_PORT_STS */
- #define ARIZONA_SLIMRX4_PORT_STS_WIDTH 1 /* SLIMRX4_PORT_STS */
- #define ARIZONA_SLIMRX3_PORT_STS 0x0004 /* SLIMRX3_PORT_STS */
- #define ARIZONA_SLIMRX3_PORT_STS_MASK 0x0004 /* SLIMRX3_PORT_STS */
- #define ARIZONA_SLIMRX3_PORT_STS_SHIFT 2 /* SLIMRX3_PORT_STS */
- #define ARIZONA_SLIMRX3_PORT_STS_WIDTH 1 /* SLIMRX3_PORT_STS */
- #define ARIZONA_SLIMRX2_PORT_STS 0x0002 /* SLIMRX2_PORT_STS */
- #define ARIZONA_SLIMRX2_PORT_STS_MASK 0x0002 /* SLIMRX2_PORT_STS */
- #define ARIZONA_SLIMRX2_PORT_STS_SHIFT 1 /* SLIMRX2_PORT_STS */
- #define ARIZONA_SLIMRX2_PORT_STS_WIDTH 1 /* SLIMRX2_PORT_STS */
- #define ARIZONA_SLIMRX1_PORT_STS 0x0001 /* SLIMRX1_PORT_STS */
- #define ARIZONA_SLIMRX1_PORT_STS_MASK 0x0001 /* SLIMRX1_PORT_STS */
- #define ARIZONA_SLIMRX1_PORT_STS_SHIFT 0 /* SLIMRX1_PORT_STS */
- #define ARIZONA_SLIMRX1_PORT_STS_WIDTH 1 /* SLIMRX1_PORT_STS */
- /*
- * R1528 (0x5F8) - SLIMbus TX Port Status
- */
- #define ARIZONA_SLIMTX8_PORT_STS 0x0080 /* SLIMTX8_PORT_STS */
- #define ARIZONA_SLIMTX8_PORT_STS_MASK 0x0080 /* SLIMTX8_PORT_STS */
- #define ARIZONA_SLIMTX8_PORT_STS_SHIFT 7 /* SLIMTX8_PORT_STS */
- #define ARIZONA_SLIMTX8_PORT_STS_WIDTH 1 /* SLIMTX8_PORT_STS */
- #define ARIZONA_SLIMTX7_PORT_STS 0x0040 /* SLIMTX7_PORT_STS */
- #define ARIZONA_SLIMTX7_PORT_STS_MASK 0x0040 /* SLIMTX7_PORT_STS */
- #define ARIZONA_SLIMTX7_PORT_STS_SHIFT 6 /* SLIMTX7_PORT_STS */
- #define ARIZONA_SLIMTX7_PORT_STS_WIDTH 1 /* SLIMTX7_PORT_STS */
- #define ARIZONA_SLIMTX6_PORT_STS 0x0020 /* SLIMTX6_PORT_STS */
- #define ARIZONA_SLIMTX6_PORT_STS_MASK 0x0020 /* SLIMTX6_PORT_STS */
- #define ARIZONA_SLIMTX6_PORT_STS_SHIFT 5 /* SLIMTX6_PORT_STS */
- #define ARIZONA_SLIMTX6_PORT_STS_WIDTH 1 /* SLIMTX6_PORT_STS */
- #define ARIZONA_SLIMTX5_PORT_STS 0x0010 /* SLIMTX5_PORT_STS */
- #define ARIZONA_SLIMTX5_PORT_STS_MASK 0x0010 /* SLIMTX5_PORT_STS */
- #define ARIZONA_SLIMTX5_PORT_STS_SHIFT 4 /* SLIMTX5_PORT_STS */
- #define ARIZONA_SLIMTX5_PORT_STS_WIDTH 1 /* SLIMTX5_PORT_STS */
- #define ARIZONA_SLIMTX4_PORT_STS 0x0008 /* SLIMTX4_PORT_STS */
- #define ARIZONA_SLIMTX4_PORT_STS_MASK 0x0008 /* SLIMTX4_PORT_STS */
- #define ARIZONA_SLIMTX4_PORT_STS_SHIFT 3 /* SLIMTX4_PORT_STS */
- #define ARIZONA_SLIMTX4_PORT_STS_WIDTH 1 /* SLIMTX4_PORT_STS */
- #define ARIZONA_SLIMTX3_PORT_STS 0x0004 /* SLIMTX3_PORT_STS */
- #define ARIZONA_SLIMTX3_PORT_STS_MASK 0x0004 /* SLIMTX3_PORT_STS */
- #define ARIZONA_SLIMTX3_PORT_STS_SHIFT 2 /* SLIMTX3_PORT_STS */
- #define ARIZONA_SLIMTX3_PORT_STS_WIDTH 1 /* SLIMTX3_PORT_STS */
- #define ARIZONA_SLIMTX2_PORT_STS 0x0002 /* SLIMTX2_PORT_STS */
- #define ARIZONA_SLIMTX2_PORT_STS_MASK 0x0002 /* SLIMTX2_PORT_STS */
- #define ARIZONA_SLIMTX2_PORT_STS_SHIFT 1 /* SLIMTX2_PORT_STS */
- #define ARIZONA_SLIMTX2_PORT_STS_WIDTH 1 /* SLIMTX2_PORT_STS */
- #define ARIZONA_SLIMTX1_PORT_STS 0x0001 /* SLIMTX1_PORT_STS */
- #define ARIZONA_SLIMTX1_PORT_STS_MASK 0x0001 /* SLIMTX1_PORT_STS */
- #define ARIZONA_SLIMTX1_PORT_STS_SHIFT 0 /* SLIMTX1_PORT_STS */
- #define ARIZONA_SLIMTX1_PORT_STS_WIDTH 1 /* SLIMTX1_PORT_STS */
- /*
- * R3087 (0xC0F) - IRQ CTRL 1
- */
- #define ARIZONA_IRQ_POL 0x0400 /* IRQ_POL */
- #define ARIZONA_IRQ_POL_MASK 0x0400 /* IRQ_POL */
- #define ARIZONA_IRQ_POL_SHIFT 10 /* IRQ_POL */
- #define ARIZONA_IRQ_POL_WIDTH 1 /* IRQ_POL */
- #define ARIZONA_IRQ_OP_CFG 0x0200 /* IRQ_OP_CFG */
- #define ARIZONA_IRQ_OP_CFG_MASK 0x0200 /* IRQ_OP_CFG */
- #define ARIZONA_IRQ_OP_CFG_SHIFT 9 /* IRQ_OP_CFG */
- #define ARIZONA_IRQ_OP_CFG_WIDTH 1 /* IRQ_OP_CFG */
- /*
- * R3088 (0xC10) - GPIO Debounce Config
- */
- #define ARIZONA_GP_DBTIME_MASK 0xF000 /* GP_DBTIME - [15:12] */
- #define ARIZONA_GP_DBTIME_SHIFT 12 /* GP_DBTIME - [15:12] */
- #define ARIZONA_GP_DBTIME_WIDTH 4 /* GP_DBTIME - [15:12] */
- /*
- * R3104 (0xC20) - Misc Pad Ctrl 1
- */
- #define ARIZONA_LDO1ENA_PD 0x8000 /* LDO1ENA_PD */
- #define ARIZONA_LDO1ENA_PD_MASK 0x8000 /* LDO1ENA_PD */
- #define ARIZONA_LDO1ENA_PD_SHIFT 15 /* LDO1ENA_PD */
- #define ARIZONA_LDO1ENA_PD_WIDTH 1 /* LDO1ENA_PD */
- #define ARIZONA_MCLK2_PD 0x2000 /* MCLK2_PD */
- #define ARIZONA_MCLK2_PD_MASK 0x2000 /* MCLK2_PD */
- #define ARIZONA_MCLK2_PD_SHIFT 13 /* MCLK2_PD */
- #define ARIZONA_MCLK2_PD_WIDTH 1 /* MCLK2_PD */
- #define ARIZONA_RSTB_PU 0x0002 /* RSTB_PU */
- #define ARIZONA_RSTB_PU_MASK 0x0002 /* RSTB_PU */
- #define ARIZONA_RSTB_PU_SHIFT 1 /* RSTB_PU */
- #define ARIZONA_RSTB_PU_WIDTH 1 /* RSTB_PU */
- /*
- * R3105 (0xC21) - Misc Pad Ctrl 2
- */
- #define ARIZONA_MCLK1_PD 0x1000 /* MCLK1_PD */
- #define ARIZONA_MCLK1_PD_MASK 0x1000 /* MCLK1_PD */
- #define ARIZONA_MCLK1_PD_SHIFT 12 /* MCLK1_PD */
- #define ARIZONA_MCLK1_PD_WIDTH 1 /* MCLK1_PD */
- #define ARIZONA_MICD_PD 0x0100 /* MICD_PD */
- #define ARIZONA_MICD_PD_MASK 0x0100 /* MICD_PD */
- #define ARIZONA_MICD_PD_SHIFT 8 /* MICD_PD */
- #define ARIZONA_MICD_PD_WIDTH 1 /* MICD_PD */
- #define ARIZONA_ADDR_PD 0x0001 /* ADDR_PD */
- #define ARIZONA_ADDR_PD_MASK 0x0001 /* ADDR_PD */
- #define ARIZONA_ADDR_PD_SHIFT 0 /* ADDR_PD */
- #define ARIZONA_ADDR_PD_WIDTH 1 /* ADDR_PD */
- /*
- * R3106 (0xC22) - Misc Pad Ctrl 3
- */
- #define ARIZONA_DMICDAT4_PD 0x0008 /* DMICDAT4_PD */
- #define ARIZONA_DMICDAT4_PD_MASK 0x0008 /* DMICDAT4_PD */
- #define ARIZONA_DMICDAT4_PD_SHIFT 3 /* DMICDAT4_PD */
- #define ARIZONA_DMICDAT4_PD_WIDTH 1 /* DMICDAT4_PD */
- #define ARIZONA_DMICDAT3_PD 0x0004 /* DMICDAT3_PD */
- #define ARIZONA_DMICDAT3_PD_MASK 0x0004 /* DMICDAT3_PD */
- #define ARIZONA_DMICDAT3_PD_SHIFT 2 /* DMICDAT3_PD */
- #define ARIZONA_DMICDAT3_PD_WIDTH 1 /* DMICDAT3_PD */
- #define ARIZONA_DMICDAT2_PD 0x0002 /* DMICDAT2_PD */
- #define ARIZONA_DMICDAT2_PD_MASK 0x0002 /* DMICDAT2_PD */
- #define ARIZONA_DMICDAT2_PD_SHIFT 1 /* DMICDAT2_PD */
- #define ARIZONA_DMICDAT2_PD_WIDTH 1 /* DMICDAT2_PD */
- #define ARIZONA_DMICDAT1_PD 0x0001 /* DMICDAT1_PD */
- #define ARIZONA_DMICDAT1_PD_MASK 0x0001 /* DMICDAT1_PD */
- #define ARIZONA_DMICDAT1_PD_SHIFT 0 /* DMICDAT1_PD */
- #define ARIZONA_DMICDAT1_PD_WIDTH 1 /* DMICDAT1_PD */
- /*
- * R3107 (0xC23) - Misc Pad Ctrl 4
- */
- #define ARIZONA_AIF1RXLRCLK_PU 0x0020 /* AIF1RXLRCLK_PU */
- #define ARIZONA_AIF1RXLRCLK_PU_MASK 0x0020 /* AIF1RXLRCLK_PU */
- #define ARIZONA_AIF1RXLRCLK_PU_SHIFT 5 /* AIF1RXLRCLK_PU */
- #define ARIZONA_AIF1RXLRCLK_PU_WIDTH 1 /* AIF1RXLRCLK_PU */
- #define ARIZONA_AIF1RXLRCLK_PD 0x0010 /* AIF1RXLRCLK_PD */
- #define ARIZONA_AIF1RXLRCLK_PD_MASK 0x0010 /* AIF1RXLRCLK_PD */
- #define ARIZONA_AIF1RXLRCLK_PD_SHIFT 4 /* AIF1RXLRCLK_PD */
- #define ARIZONA_AIF1RXLRCLK_PD_WIDTH 1 /* AIF1RXLRCLK_PD */
- #define ARIZONA_AIF1BCLK_PU 0x0008 /* AIF1BCLK_PU */
- #define ARIZONA_AIF1BCLK_PU_MASK 0x0008 /* AIF1BCLK_PU */
- #define ARIZONA_AIF1BCLK_PU_SHIFT 3 /* AIF1BCLK_PU */
- #define ARIZONA_AIF1BCLK_PU_WIDTH 1 /* AIF1BCLK_PU */
- #define ARIZONA_AIF1BCLK_PD 0x0004 /* AIF1BCLK_PD */
- #define ARIZONA_AIF1BCLK_PD_MASK 0x0004 /* AIF1BCLK_PD */
- #define ARIZONA_AIF1BCLK_PD_SHIFT 2 /* AIF1BCLK_PD */
- #define ARIZONA_AIF1BCLK_PD_WIDTH 1 /* AIF1BCLK_PD */
- #define ARIZONA_AIF1RXDAT_PU 0x0002 /* AIF1RXDAT_PU */
- #define ARIZONA_AIF1RXDAT_PU_MASK 0x0002 /* AIF1RXDAT_PU */
- #define ARIZONA_AIF1RXDAT_PU_SHIFT 1 /* AIF1RXDAT_PU */
- #define ARIZONA_AIF1RXDAT_PU_WIDTH 1 /* AIF1RXDAT_PU */
- #define ARIZONA_AIF1RXDAT_PD 0x0001 /* AIF1RXDAT_PD */
- #define ARIZONA_AIF1RXDAT_PD_MASK 0x0001 /* AIF1RXDAT_PD */
- #define ARIZONA_AIF1RXDAT_PD_SHIFT 0 /* AIF1RXDAT_PD */
- #define ARIZONA_AIF1RXDAT_PD_WIDTH 1 /* AIF1RXDAT_PD */
- /*
- * R3108 (0xC24) - Misc Pad Ctrl 5
- */
- #define ARIZONA_AIF2RXLRCLK_PU 0x0020 /* AIF2RXLRCLK_PU */
- #define ARIZONA_AIF2RXLRCLK_PU_MASK 0x0020 /* AIF2RXLRCLK_PU */
- #define ARIZONA_AIF2RXLRCLK_PU_SHIFT 5 /* AIF2RXLRCLK_PU */
- #define ARIZONA_AIF2RXLRCLK_PU_WIDTH 1 /* AIF2RXLRCLK_PU */
- #define ARIZONA_AIF2RXLRCLK_PD 0x0010 /* AIF2RXLRCLK_PD */
- #define ARIZONA_AIF2RXLRCLK_PD_MASK 0x0010 /* AIF2RXLRCLK_PD */
- #define ARIZONA_AIF2RXLRCLK_PD_SHIFT 4 /* AIF2RXLRCLK_PD */
- #define ARIZONA_AIF2RXLRCLK_PD_WIDTH 1 /* AIF2RXLRCLK_PD */
- #define ARIZONA_AIF2BCLK_PU 0x0008 /* AIF2BCLK_PU */
- #define ARIZONA_AIF2BCLK_PU_MASK 0x0008 /* AIF2BCLK_PU */
- #define ARIZONA_AIF2BCLK_PU_SHIFT 3 /* AIF2BCLK_PU */
- #define ARIZONA_AIF2BCLK_PU_WIDTH 1 /* AIF2BCLK_PU */
- #define ARIZONA_AIF2BCLK_PD 0x0004 /* AIF2BCLK_PD */
- #define ARIZONA_AIF2BCLK_PD_MASK 0x0004 /* AIF2BCLK_PD */
- #define ARIZONA_AIF2BCLK_PD_SHIFT 2 /* AIF2BCLK_PD */
- #define ARIZONA_AIF2BCLK_PD_WIDTH 1 /* AIF2BCLK_PD */
- #define ARIZONA_AIF2RXDAT_PU 0x0002 /* AIF2RXDAT_PU */
- #define ARIZONA_AIF2RXDAT_PU_MASK 0x0002 /* AIF2RXDAT_PU */
- #define ARIZONA_AIF2RXDAT_PU_SHIFT 1 /* AIF2RXDAT_PU */
- #define ARIZONA_AIF2RXDAT_PU_WIDTH 1 /* AIF2RXDAT_PU */
- #define ARIZONA_AIF2RXDAT_PD 0x0001 /* AIF2RXDAT_PD */
- #define ARIZONA_AIF2RXDAT_PD_MASK 0x0001 /* AIF2RXDAT_PD */
- #define ARIZONA_AIF2RXDAT_PD_SHIFT 0 /* AIF2RXDAT_PD */
- #define ARIZONA_AIF2RXDAT_PD_WIDTH 1 /* AIF2RXDAT_PD */
- /*
- * R3109 (0xC25) - Misc Pad Ctrl 6
- */
- #define ARIZONA_AIF3RXLRCLK_PU 0x0020 /* AIF3RXLRCLK_PU */
- #define ARIZONA_AIF3RXLRCLK_PU_MASK 0x0020 /* AIF3RXLRCLK_PU */
- #define ARIZONA_AIF3RXLRCLK_PU_SHIFT 5 /* AIF3RXLRCLK_PU */
- #define ARIZONA_AIF3RXLRCLK_PU_WIDTH 1 /* AIF3RXLRCLK_PU */
- #define ARIZONA_AIF3RXLRCLK_PD 0x0010 /* AIF3RXLRCLK_PD */
- #define ARIZONA_AIF3RXLRCLK_PD_MASK 0x0010 /* AIF3RXLRCLK_PD */
- #define ARIZONA_AIF3RXLRCLK_PD_SHIFT 4 /* AIF3RXLRCLK_PD */
- #define ARIZONA_AIF3RXLRCLK_PD_WIDTH 1 /* AIF3RXLRCLK_PD */
- #define ARIZONA_AIF3BCLK_PU 0x0008 /* AIF3BCLK_PU */
- #define ARIZONA_AIF3BCLK_PU_MASK 0x0008 /* AIF3BCLK_PU */
- #define ARIZONA_AIF3BCLK_PU_SHIFT 3 /* AIF3BCLK_PU */
- #define ARIZONA_AIF3BCLK_PU_WIDTH 1 /* AIF3BCLK_PU */
- #define ARIZONA_AIF3BCLK_PD 0x0004 /* AIF3BCLK_PD */
- #define ARIZONA_AIF3BCLK_PD_MASK 0x0004 /* AIF3BCLK_PD */
- #define ARIZONA_AIF3BCLK_PD_SHIFT 2 /* AIF3BCLK_PD */
- #define ARIZONA_AIF3BCLK_PD_WIDTH 1 /* AIF3BCLK_PD */
- #define ARIZONA_AIF3RXDAT_PU 0x0002 /* AIF3RXDAT_PU */
- #define ARIZONA_AIF3RXDAT_PU_MASK 0x0002 /* AIF3RXDAT_PU */
- #define ARIZONA_AIF3RXDAT_PU_SHIFT 1 /* AIF3RXDAT_PU */
- #define ARIZONA_AIF3RXDAT_PU_WIDTH 1 /* AIF3RXDAT_PU */
- #define ARIZONA_AIF3RXDAT_PD 0x0001 /* AIF3RXDAT_PD */
- #define ARIZONA_AIF3RXDAT_PD_MASK 0x0001 /* AIF3RXDAT_PD */
- #define ARIZONA_AIF3RXDAT_PD_SHIFT 0 /* AIF3RXDAT_PD */
- #define ARIZONA_AIF3RXDAT_PD_WIDTH 1 /* AIF3RXDAT_PD */
- /*
- * R3328 (0xD00) - Interrupt Status 1
- */
- #define ARIZONA_GP4_EINT1 0x0008 /* GP4_EINT1 */
- #define ARIZONA_GP4_EINT1_MASK 0x0008 /* GP4_EINT1 */
- #define ARIZONA_GP4_EINT1_SHIFT 3 /* GP4_EINT1 */
- #define ARIZONA_GP4_EINT1_WIDTH 1 /* GP4_EINT1 */
- #define ARIZONA_GP3_EINT1 0x0004 /* GP3_EINT1 */
- #define ARIZONA_GP3_EINT1_MASK 0x0004 /* GP3_EINT1 */
- #define ARIZONA_GP3_EINT1_SHIFT 2 /* GP3_EINT1 */
- #define ARIZONA_GP3_EINT1_WIDTH 1 /* GP3_EINT1 */
- #define ARIZONA_GP2_EINT1 0x0002 /* GP2_EINT1 */
- #define ARIZONA_GP2_EINT1_MASK 0x0002 /* GP2_EINT1 */
- #define ARIZONA_GP2_EINT1_SHIFT 1 /* GP2_EINT1 */
- #define ARIZONA_GP2_EINT1_WIDTH 1 /* GP2_EINT1 */
- #define ARIZONA_GP1_EINT1 0x0001 /* GP1_EINT1 */
- #define ARIZONA_GP1_EINT1_MASK 0x0001 /* GP1_EINT1 */
- #define ARIZONA_GP1_EINT1_SHIFT 0 /* GP1_EINT1 */
- #define ARIZONA_GP1_EINT1_WIDTH 1 /* GP1_EINT1 */
- /*
- * R3329 (0xD01) - Interrupt Status 2
- */
- #define ARIZONA_DSP4_RAM_RDY_EINT1 0x0800 /* DSP4_RAM_RDY_EINT1 */
- #define ARIZONA_DSP4_RAM_RDY_EINT1_MASK 0x0800 /* DSP4_RAM_RDY_EINT1 */
- #define ARIZONA_DSP4_RAM_RDY_EINT1_SHIFT 11 /* DSP4_RAM_RDY_EINT1 */
- #define ARIZONA_DSP4_RAM_RDY_EINT1_WIDTH 1 /* DSP4_RAM_RDY_EINT1 */
- #define ARIZONA_DSP3_RAM_RDY_EINT1 0x0400 /* DSP3_RAM_RDY_EINT1 */
- #define ARIZONA_DSP3_RAM_RDY_EINT1_MASK 0x0400 /* DSP3_RAM_RDY_EINT1 */
- #define ARIZONA_DSP3_RAM_RDY_EINT1_SHIFT 10 /* DSP3_RAM_RDY_EINT1 */
- #define ARIZONA_DSP3_RAM_RDY_EINT1_WIDTH 1 /* DSP3_RAM_RDY_EINT1 */
- #define ARIZONA_DSP2_RAM_RDY_EINT1 0x0200 /* DSP2_RAM_RDY_EINT1 */
- #define ARIZONA_DSP2_RAM_RDY_EINT1_MASK 0x0200 /* DSP2_RAM_RDY_EINT1 */
- #define ARIZONA_DSP2_RAM_RDY_EINT1_SHIFT 9 /* DSP2_RAM_RDY_EINT1 */
- #define ARIZONA_DSP2_RAM_RDY_EINT1_WIDTH 1 /* DSP2_RAM_RDY_EINT1 */
- #define ARIZONA_DSP1_RAM_RDY_EINT1 0x0100 /* DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_DSP1_RAM_RDY_EINT1_MASK 0x0100 /* DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_DSP1_RAM_RDY_EINT1_SHIFT 8 /* DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_DSP1_RAM_RDY_EINT1_WIDTH 1 /* DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_DSP_IRQ8_EINT1 0x0080 /* DSP_IRQ8_EINT1 */
- #define ARIZONA_DSP_IRQ8_EINT1_MASK 0x0080 /* DSP_IRQ8_EINT1 */
- #define ARIZONA_DSP_IRQ8_EINT1_SHIFT 7 /* DSP_IRQ8_EINT1 */
- #define ARIZONA_DSP_IRQ8_EINT1_WIDTH 1 /* DSP_IRQ8_EINT1 */
- #define ARIZONA_DSP_IRQ7_EINT1 0x0040 /* DSP_IRQ7_EINT1 */
- #define ARIZONA_DSP_IRQ7_EINT1_MASK 0x0040 /* DSP_IRQ7_EINT1 */
- #define ARIZONA_DSP_IRQ7_EINT1_SHIFT 6 /* DSP_IRQ7_EINT1 */
- #define ARIZONA_DSP_IRQ7_EINT1_WIDTH 1 /* DSP_IRQ7_EINT1 */
- #define ARIZONA_DSP_IRQ6_EINT1 0x0020 /* DSP_IRQ6_EINT1 */
- #define ARIZONA_DSP_IRQ6_EINT1_MASK 0x0020 /* DSP_IRQ6_EINT1 */
- #define ARIZONA_DSP_IRQ6_EINT1_SHIFT 5 /* DSP_IRQ6_EINT1 */
- #define ARIZONA_DSP_IRQ6_EINT1_WIDTH 1 /* DSP_IRQ6_EINT1 */
- #define ARIZONA_DSP_IRQ5_EINT1 0x0010 /* DSP_IRQ5_EINT1 */
- #define ARIZONA_DSP_IRQ5_EINT1_MASK 0x0010 /* DSP_IRQ5_EINT1 */
- #define ARIZONA_DSP_IRQ5_EINT1_SHIFT 4 /* DSP_IRQ5_EINT1 */
- #define ARIZONA_DSP_IRQ5_EINT1_WIDTH 1 /* DSP_IRQ5_EINT1 */
- #define ARIZONA_DSP_IRQ4_EINT1 0x0008 /* DSP_IRQ4_EINT1 */
- #define ARIZONA_DSP_IRQ4_EINT1_MASK 0x0008 /* DSP_IRQ4_EINT1 */
- #define ARIZONA_DSP_IRQ4_EINT1_SHIFT 3 /* DSP_IRQ4_EINT1 */
- #define ARIZONA_DSP_IRQ4_EINT1_WIDTH 1 /* DSP_IRQ4_EINT1 */
- #define ARIZONA_DSP_IRQ3_EINT1 0x0004 /* DSP_IRQ3_EINT1 */
- #define ARIZONA_DSP_IRQ3_EINT1_MASK 0x0004 /* DSP_IRQ3_EINT1 */
- #define ARIZONA_DSP_IRQ3_EINT1_SHIFT 2 /* DSP_IRQ3_EINT1 */
- #define ARIZONA_DSP_IRQ3_EINT1_WIDTH 1 /* DSP_IRQ3_EINT1 */
- #define ARIZONA_DSP_IRQ2_EINT1 0x0002 /* DSP_IRQ2_EINT1 */
- #define ARIZONA_DSP_IRQ2_EINT1_MASK 0x0002 /* DSP_IRQ2_EINT1 */
- #define ARIZONA_DSP_IRQ2_EINT1_SHIFT 1 /* DSP_IRQ2_EINT1 */
- #define ARIZONA_DSP_IRQ2_EINT1_WIDTH 1 /* DSP_IRQ2_EINT1 */
- #define ARIZONA_DSP_IRQ1_EINT1 0x0001 /* DSP_IRQ1_EINT1 */
- #define ARIZONA_DSP_IRQ1_EINT1_MASK 0x0001 /* DSP_IRQ1_EINT1 */
- #define ARIZONA_DSP_IRQ1_EINT1_SHIFT 0 /* DSP_IRQ1_EINT1 */
- #define ARIZONA_DSP_IRQ1_EINT1_WIDTH 1 /* DSP_IRQ1_EINT1 */
- /*
- * R3330 (0xD02) - Interrupt Status 3
- */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1 0x8000 /* SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_MASK 0x8000 /* SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_SHIFT 15 /* SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_WIDTH 1 /* SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_EINT1 0x4000 /* SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_EINT1_MASK 0x4000 /* SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_EINT1_SHIFT 14 /* SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_EINT1_WIDTH 1 /* SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_HPDET_EINT1 0x2000 /* HPDET_EINT1 */
- #define ARIZONA_HPDET_EINT1_MASK 0x2000 /* HPDET_EINT1 */
- #define ARIZONA_HPDET_EINT1_SHIFT 13 /* HPDET_EINT1 */
- #define ARIZONA_HPDET_EINT1_WIDTH 1 /* HPDET_EINT1 */
- #define ARIZONA_MICDET_EINT1 0x1000 /* MICDET_EINT1 */
- #define ARIZONA_MICDET_EINT1_MASK 0x1000 /* MICDET_EINT1 */
- #define ARIZONA_MICDET_EINT1_SHIFT 12 /* MICDET_EINT1 */
- #define ARIZONA_MICDET_EINT1_WIDTH 1 /* MICDET_EINT1 */
- #define ARIZONA_WSEQ_DONE_EINT1 0x0800 /* WSEQ_DONE_EINT1 */
- #define ARIZONA_WSEQ_DONE_EINT1_MASK 0x0800 /* WSEQ_DONE_EINT1 */
- #define ARIZONA_WSEQ_DONE_EINT1_SHIFT 11 /* WSEQ_DONE_EINT1 */
- #define ARIZONA_WSEQ_DONE_EINT1_WIDTH 1 /* WSEQ_DONE_EINT1 */
- #define ARIZONA_DRC2_SIG_DET_EINT1 0x0400 /* DRC2_SIG_DET_EINT1 */
- #define ARIZONA_DRC2_SIG_DET_EINT1_MASK 0x0400 /* DRC2_SIG_DET_EINT1 */
- #define ARIZONA_DRC2_SIG_DET_EINT1_SHIFT 10 /* DRC2_SIG_DET_EINT1 */
- #define ARIZONA_DRC2_SIG_DET_EINT1_WIDTH 1 /* DRC2_SIG_DET_EINT1 */
- #define ARIZONA_DRC1_SIG_DET_EINT1 0x0200 /* DRC1_SIG_DET_EINT1 */
- #define ARIZONA_DRC1_SIG_DET_EINT1_MASK 0x0200 /* DRC1_SIG_DET_EINT1 */
- #define ARIZONA_DRC1_SIG_DET_EINT1_SHIFT 9 /* DRC1_SIG_DET_EINT1 */
- #define ARIZONA_DRC1_SIG_DET_EINT1_WIDTH 1 /* DRC1_SIG_DET_EINT1 */
- #define ARIZONA_ASRC2_LOCK_EINT1 0x0100 /* ASRC2_LOCK_EINT1 */
- #define ARIZONA_ASRC2_LOCK_EINT1_MASK 0x0100 /* ASRC2_LOCK_EINT1 */
- #define ARIZONA_ASRC2_LOCK_EINT1_SHIFT 8 /* ASRC2_LOCK_EINT1 */
- #define ARIZONA_ASRC2_LOCK_EINT1_WIDTH 1 /* ASRC2_LOCK_EINT1 */
- #define ARIZONA_ASRC1_LOCK_EINT1 0x0080 /* ASRC1_LOCK_EINT1 */
- #define ARIZONA_ASRC1_LOCK_EINT1_MASK 0x0080 /* ASRC1_LOCK_EINT1 */
- #define ARIZONA_ASRC1_LOCK_EINT1_SHIFT 7 /* ASRC1_LOCK_EINT1 */
- #define ARIZONA_ASRC1_LOCK_EINT1_WIDTH 1 /* ASRC1_LOCK_EINT1 */
- #define ARIZONA_UNDERCLOCKED_EINT1 0x0040 /* UNDERCLOCKED_EINT1 */
- #define ARIZONA_UNDERCLOCKED_EINT1_MASK 0x0040 /* UNDERCLOCKED_EINT1 */
- #define ARIZONA_UNDERCLOCKED_EINT1_SHIFT 6 /* UNDERCLOCKED_EINT1 */
- #define ARIZONA_UNDERCLOCKED_EINT1_WIDTH 1 /* UNDERCLOCKED_EINT1 */
- #define ARIZONA_OVERCLOCKED_EINT1 0x0020 /* OVERCLOCKED_EINT1 */
- #define ARIZONA_OVERCLOCKED_EINT1_MASK 0x0020 /* OVERCLOCKED_EINT1 */
- #define ARIZONA_OVERCLOCKED_EINT1_SHIFT 5 /* OVERCLOCKED_EINT1 */
- #define ARIZONA_OVERCLOCKED_EINT1_WIDTH 1 /* OVERCLOCKED_EINT1 */
- #define ARIZONA_FLL2_LOCK_EINT1 0x0008 /* FLL2_LOCK_EINT1 */
- #define ARIZONA_FLL2_LOCK_EINT1_MASK 0x0008 /* FLL2_LOCK_EINT1 */
- #define ARIZONA_FLL2_LOCK_EINT1_SHIFT 3 /* FLL2_LOCK_EINT1 */
- #define ARIZONA_FLL2_LOCK_EINT1_WIDTH 1 /* FLL2_LOCK_EINT1 */
- #define ARIZONA_FLL1_LOCK_EINT1 0x0004 /* FLL1_LOCK_EINT1 */
- #define ARIZONA_FLL1_LOCK_EINT1_MASK 0x0004 /* FLL1_LOCK_EINT1 */
- #define ARIZONA_FLL1_LOCK_EINT1_SHIFT 2 /* FLL1_LOCK_EINT1 */
- #define ARIZONA_FLL1_LOCK_EINT1_WIDTH 1 /* FLL1_LOCK_EINT1 */
- #define ARIZONA_CLKGEN_ERR_EINT1 0x0002 /* CLKGEN_ERR_EINT1 */
- #define ARIZONA_CLKGEN_ERR_EINT1_MASK 0x0002 /* CLKGEN_ERR_EINT1 */
- #define ARIZONA_CLKGEN_ERR_EINT1_SHIFT 1 /* CLKGEN_ERR_EINT1 */
- #define ARIZONA_CLKGEN_ERR_EINT1_WIDTH 1 /* CLKGEN_ERR_EINT1 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1 0x0001 /* CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_MASK 0x0001 /* CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_SHIFT 0 /* CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_WIDTH 1 /* CLKGEN_ERR_ASYNC_EINT1 */
- /*
- * R3331 (0xD03) - Interrupt Status 4
- */
- #define ARIZONA_ASRC_CFG_ERR_EINT1 0x8000 /* ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_ASRC_CFG_ERR_EINT1_MASK 0x8000 /* ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_ASRC_CFG_ERR_EINT1_SHIFT 15 /* ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_ASRC_CFG_ERR_EINT1_WIDTH 1 /* ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_AIF3_ERR_EINT1 0x4000 /* AIF3_ERR_EINT1 */
- #define ARIZONA_AIF3_ERR_EINT1_MASK 0x4000 /* AIF3_ERR_EINT1 */
- #define ARIZONA_AIF3_ERR_EINT1_SHIFT 14 /* AIF3_ERR_EINT1 */
- #define ARIZONA_AIF3_ERR_EINT1_WIDTH 1 /* AIF3_ERR_EINT1 */
- #define ARIZONA_AIF2_ERR_EINT1 0x2000 /* AIF2_ERR_EINT1 */
- #define ARIZONA_AIF2_ERR_EINT1_MASK 0x2000 /* AIF2_ERR_EINT1 */
- #define ARIZONA_AIF2_ERR_EINT1_SHIFT 13 /* AIF2_ERR_EINT1 */
- #define ARIZONA_AIF2_ERR_EINT1_WIDTH 1 /* AIF2_ERR_EINT1 */
- #define ARIZONA_AIF1_ERR_EINT1 0x1000 /* AIF1_ERR_EINT1 */
- #define ARIZONA_AIF1_ERR_EINT1_MASK 0x1000 /* AIF1_ERR_EINT1 */
- #define ARIZONA_AIF1_ERR_EINT1_SHIFT 12 /* AIF1_ERR_EINT1 */
- #define ARIZONA_AIF1_ERR_EINT1_WIDTH 1 /* AIF1_ERR_EINT1 */
- #define ARIZONA_CTRLIF_ERR_EINT1 0x0800 /* CTRLIF_ERR_EINT1 */
- #define ARIZONA_CTRLIF_ERR_EINT1_MASK 0x0800 /* CTRLIF_ERR_EINT1 */
- #define ARIZONA_CTRLIF_ERR_EINT1_SHIFT 11 /* CTRLIF_ERR_EINT1 */
- #define ARIZONA_CTRLIF_ERR_EINT1_WIDTH 1 /* CTRLIF_ERR_EINT1 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1 0x0400 /* MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_SHIFT 10 /* MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_WIDTH 1 /* MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1 0x0200 /* ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_SHIFT 9 /* ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_WIDTH 1 /* ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT1 0x0100 /* SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT1_MASK 0x0100 /* SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT1_SHIFT 8 /* SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT1_WIDTH 1 /* SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT1 0x0080 /* ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT1_MASK 0x0080 /* ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT1_SHIFT 7 /* ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT1_WIDTH 1 /* ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT1 0x0040 /* ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT1_MASK 0x0040 /* ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT1_SHIFT 6 /* ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT1_WIDTH 1 /* ISRC2_CFG_ERR_EINT1 */
- /*
- * R3332 (0xD04) - Interrupt Status 5
- */
- #define ARIZONA_BOOT_DONE_EINT1 0x0100 /* BOOT_DONE_EINT1 */
- #define ARIZONA_BOOT_DONE_EINT1_MASK 0x0100 /* BOOT_DONE_EINT1 */
- #define ARIZONA_BOOT_DONE_EINT1_SHIFT 8 /* BOOT_DONE_EINT1 */
- #define ARIZONA_BOOT_DONE_EINT1_WIDTH 1 /* BOOT_DONE_EINT1 */
- #define ARIZONA_DCS_DAC_DONE_EINT1 0x0080 /* DCS_DAC_DONE_EINT1 */
- #define ARIZONA_DCS_DAC_DONE_EINT1_MASK 0x0080 /* DCS_DAC_DONE_EINT1 */
- #define ARIZONA_DCS_DAC_DONE_EINT1_SHIFT 7 /* DCS_DAC_DONE_EINT1 */
- #define ARIZONA_DCS_DAC_DONE_EINT1_WIDTH 1 /* DCS_DAC_DONE_EINT1 */
- #define ARIZONA_DCS_HP_DONE_EINT1 0x0040 /* DCS_HP_DONE_EINT1 */
- #define ARIZONA_DCS_HP_DONE_EINT1_MASK 0x0040 /* DCS_HP_DONE_EINT1 */
- #define ARIZONA_DCS_HP_DONE_EINT1_SHIFT 6 /* DCS_HP_DONE_EINT1 */
- #define ARIZONA_DCS_HP_DONE_EINT1_WIDTH 1 /* DCS_HP_DONE_EINT1 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT1 0x0002 /* FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT1_MASK 0x0002 /* FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT1_SHIFT 1 /* FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT1_WIDTH 1 /* FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT1 0x0001 /* FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT1_MASK 0x0001 /* FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT1_SHIFT 0 /* FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT1_WIDTH 1 /* FLL1_CLOCK_OK_EINT1 */
- /*
- * R3336 (0xD08) - Interrupt Status 1 Mask
- */
- #define ARIZONA_IM_GP4_EINT1 0x0008 /* IM_GP4_EINT1 */
- #define ARIZONA_IM_GP4_EINT1_MASK 0x0008 /* IM_GP4_EINT1 */
- #define ARIZONA_IM_GP4_EINT1_SHIFT 3 /* IM_GP4_EINT1 */
- #define ARIZONA_IM_GP4_EINT1_WIDTH 1 /* IM_GP4_EINT1 */
- #define ARIZONA_IM_GP3_EINT1 0x0004 /* IM_GP3_EINT1 */
- #define ARIZONA_IM_GP3_EINT1_MASK 0x0004 /* IM_GP3_EINT1 */
- #define ARIZONA_IM_GP3_EINT1_SHIFT 2 /* IM_GP3_EINT1 */
- #define ARIZONA_IM_GP3_EINT1_WIDTH 1 /* IM_GP3_EINT1 */
- #define ARIZONA_IM_GP2_EINT1 0x0002 /* IM_GP2_EINT1 */
- #define ARIZONA_IM_GP2_EINT1_MASK 0x0002 /* IM_GP2_EINT1 */
- #define ARIZONA_IM_GP2_EINT1_SHIFT 1 /* IM_GP2_EINT1 */
- #define ARIZONA_IM_GP2_EINT1_WIDTH 1 /* IM_GP2_EINT1 */
- #define ARIZONA_IM_GP1_EINT1 0x0001 /* IM_GP1_EINT1 */
- #define ARIZONA_IM_GP1_EINT1_MASK 0x0001 /* IM_GP1_EINT1 */
- #define ARIZONA_IM_GP1_EINT1_SHIFT 0 /* IM_GP1_EINT1 */
- #define ARIZONA_IM_GP1_EINT1_WIDTH 1 /* IM_GP1_EINT1 */
- /*
- * R3337 (0xD09) - Interrupt Status 2 Mask
- */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT1 0x0100 /* IM_DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_MASK 0x0100 /* IM_DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_SHIFT 8 /* IM_DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_WIDTH 1 /* IM_DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_IM_DSP_IRQ2_EINT1 0x0002 /* IM_DSP_IRQ2_EINT1 */
- #define ARIZONA_IM_DSP_IRQ2_EINT1_MASK 0x0002 /* IM_DSP_IRQ2_EINT1 */
- #define ARIZONA_IM_DSP_IRQ2_EINT1_SHIFT 1 /* IM_DSP_IRQ2_EINT1 */
- #define ARIZONA_IM_DSP_IRQ2_EINT1_WIDTH 1 /* IM_DSP_IRQ2_EINT1 */
- #define ARIZONA_IM_DSP_IRQ1_EINT1 0x0001 /* IM_DSP_IRQ1_EINT1 */
- #define ARIZONA_IM_DSP_IRQ1_EINT1_MASK 0x0001 /* IM_DSP_IRQ1_EINT1 */
- #define ARIZONA_IM_DSP_IRQ1_EINT1_SHIFT 0 /* IM_DSP_IRQ1_EINT1 */
- #define ARIZONA_IM_DSP_IRQ1_EINT1_WIDTH 1 /* IM_DSP_IRQ1_EINT1 */
- /*
- * R3338 (0xD0A) - Interrupt Status 3 Mask
- */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_MASK 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_SHIFT 15 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_WIDTH 1 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT1 0x4000 /* IM_SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_MASK 0x4000 /* IM_SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_SHIFT 14 /* IM_SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_WIDTH 1 /* IM_SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_IM_HPDET_EINT1 0x2000 /* IM_HPDET_EINT1 */
- #define ARIZONA_IM_HPDET_EINT1_MASK 0x2000 /* IM_HPDET_EINT1 */
- #define ARIZONA_IM_HPDET_EINT1_SHIFT 13 /* IM_HPDET_EINT1 */
- #define ARIZONA_IM_HPDET_EINT1_WIDTH 1 /* IM_HPDET_EINT1 */
- #define ARIZONA_IM_MICDET_EINT1 0x1000 /* IM_MICDET_EINT1 */
- #define ARIZONA_IM_MICDET_EINT1_MASK 0x1000 /* IM_MICDET_EINT1 */
- #define ARIZONA_IM_MICDET_EINT1_SHIFT 12 /* IM_MICDET_EINT1 */
- #define ARIZONA_IM_MICDET_EINT1_WIDTH 1 /* IM_MICDET_EINT1 */
- #define ARIZONA_IM_WSEQ_DONE_EINT1 0x0800 /* IM_WSEQ_DONE_EINT1 */
- #define ARIZONA_IM_WSEQ_DONE_EINT1_MASK 0x0800 /* IM_WSEQ_DONE_EINT1 */
- #define ARIZONA_IM_WSEQ_DONE_EINT1_SHIFT 11 /* IM_WSEQ_DONE_EINT1 */
- #define ARIZONA_IM_WSEQ_DONE_EINT1_WIDTH 1 /* IM_WSEQ_DONE_EINT1 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT1 0x0400 /* IM_DRC2_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT1_MASK 0x0400 /* IM_DRC2_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT1_SHIFT 10 /* IM_DRC2_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT1_WIDTH 1 /* IM_DRC2_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT1 0x0200 /* IM_DRC1_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT1_MASK 0x0200 /* IM_DRC1_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT1_SHIFT 9 /* IM_DRC1_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT1_WIDTH 1 /* IM_DRC1_SIG_DET_EINT1 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT1 0x0100 /* IM_ASRC2_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT1_MASK 0x0100 /* IM_ASRC2_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT1_SHIFT 8 /* IM_ASRC2_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT1_WIDTH 1 /* IM_ASRC2_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT1 0x0080 /* IM_ASRC1_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT1_MASK 0x0080 /* IM_ASRC1_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT1_SHIFT 7 /* IM_ASRC1_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT1_WIDTH 1 /* IM_ASRC1_LOCK_EINT1 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT1 0x0040 /* IM_UNDERCLOCKED_EINT1 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT1_MASK 0x0040 /* IM_UNDERCLOCKED_EINT1 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT1_SHIFT 6 /* IM_UNDERCLOCKED_EINT1 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT1_WIDTH 1 /* IM_UNDERCLOCKED_EINT1 */
- #define ARIZONA_IM_OVERCLOCKED_EINT1 0x0020 /* IM_OVERCLOCKED_EINT1 */
- #define ARIZONA_IM_OVERCLOCKED_EINT1_MASK 0x0020 /* IM_OVERCLOCKED_EINT1 */
- #define ARIZONA_IM_OVERCLOCKED_EINT1_SHIFT 5 /* IM_OVERCLOCKED_EINT1 */
- #define ARIZONA_IM_OVERCLOCKED_EINT1_WIDTH 1 /* IM_OVERCLOCKED_EINT1 */
- #define ARIZONA_IM_FLL2_LOCK_EINT1 0x0008 /* IM_FLL2_LOCK_EINT1 */
- #define ARIZONA_IM_FLL2_LOCK_EINT1_MASK 0x0008 /* IM_FLL2_LOCK_EINT1 */
- #define ARIZONA_IM_FLL2_LOCK_EINT1_SHIFT 3 /* IM_FLL2_LOCK_EINT1 */
- #define ARIZONA_IM_FLL2_LOCK_EINT1_WIDTH 1 /* IM_FLL2_LOCK_EINT1 */
- #define ARIZONA_IM_FLL1_LOCK_EINT1 0x0004 /* IM_FLL1_LOCK_EINT1 */
- #define ARIZONA_IM_FLL1_LOCK_EINT1_MASK 0x0004 /* IM_FLL1_LOCK_EINT1 */
- #define ARIZONA_IM_FLL1_LOCK_EINT1_SHIFT 2 /* IM_FLL1_LOCK_EINT1 */
- #define ARIZONA_IM_FLL1_LOCK_EINT1_WIDTH 1 /* IM_FLL1_LOCK_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT1 0x0002 /* IM_CLKGEN_ERR_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT1_MASK 0x0002 /* IM_CLKGEN_ERR_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT1_SHIFT 1 /* IM_CLKGEN_ERR_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT1_WIDTH 1 /* IM_CLKGEN_ERR_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_MASK 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_SHIFT 0 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_WIDTH 1 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
- /*
- * R3339 (0xD0B) - Interrupt Status 4 Mask
- */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT1 0x8000 /* IM_ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_MASK 0x8000 /* IM_ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_SHIFT 15 /* IM_ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_WIDTH 1 /* IM_ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_IM_AIF3_ERR_EINT1 0x4000 /* IM_AIF3_ERR_EINT1 */
- #define ARIZONA_IM_AIF3_ERR_EINT1_MASK 0x4000 /* IM_AIF3_ERR_EINT1 */
- #define ARIZONA_IM_AIF3_ERR_EINT1_SHIFT 14 /* IM_AIF3_ERR_EINT1 */
- #define ARIZONA_IM_AIF3_ERR_EINT1_WIDTH 1 /* IM_AIF3_ERR_EINT1 */
- #define ARIZONA_IM_AIF2_ERR_EINT1 0x2000 /* IM_AIF2_ERR_EINT1 */
- #define ARIZONA_IM_AIF2_ERR_EINT1_MASK 0x2000 /* IM_AIF2_ERR_EINT1 */
- #define ARIZONA_IM_AIF2_ERR_EINT1_SHIFT 13 /* IM_AIF2_ERR_EINT1 */
- #define ARIZONA_IM_AIF2_ERR_EINT1_WIDTH 1 /* IM_AIF2_ERR_EINT1 */
- #define ARIZONA_IM_AIF1_ERR_EINT1 0x1000 /* IM_AIF1_ERR_EINT1 */
- #define ARIZONA_IM_AIF1_ERR_EINT1_MASK 0x1000 /* IM_AIF1_ERR_EINT1 */
- #define ARIZONA_IM_AIF1_ERR_EINT1_SHIFT 12 /* IM_AIF1_ERR_EINT1 */
- #define ARIZONA_IM_AIF1_ERR_EINT1_WIDTH 1 /* IM_AIF1_ERR_EINT1 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT1 0x0800 /* IM_CTRLIF_ERR_EINT1 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT1_MASK 0x0800 /* IM_CTRLIF_ERR_EINT1 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT1_SHIFT 11 /* IM_CTRLIF_ERR_EINT1 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT1_WIDTH 1 /* IM_CTRLIF_ERR_EINT1 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_MASK 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_SHIFT 10 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_WIDTH 1 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_MASK 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_SHIFT 9 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_WIDTH 1 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1 0x0100 /* IM_SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_MASK 0x0100 /* IM_SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_SHIFT 8 /* IM_SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_WIDTH 1 /* IM_SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1 0x0080 /* IM_ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_MASK 0x0080 /* IM_ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_SHIFT 7 /* IM_ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_WIDTH 1 /* IM_ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1 0x0040 /* IM_ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_MASK 0x0040 /* IM_ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_SHIFT 6 /* IM_ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_WIDTH 1 /* IM_ISRC2_CFG_ERR_EINT1 */
- /*
- * R3340 (0xD0C) - Interrupt Status 5 Mask
- */
- #define ARIZONA_IM_BOOT_DONE_EINT1 0x0100 /* IM_BOOT_DONE_EINT1 */
- #define ARIZONA_IM_BOOT_DONE_EINT1_MASK 0x0100 /* IM_BOOT_DONE_EINT1 */
- #define ARIZONA_IM_BOOT_DONE_EINT1_SHIFT 8 /* IM_BOOT_DONE_EINT1 */
- #define ARIZONA_IM_BOOT_DONE_EINT1_WIDTH 1 /* IM_BOOT_DONE_EINT1 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT1 0x0080 /* IM_DCS_DAC_DONE_EINT1 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT1_MASK 0x0080 /* IM_DCS_DAC_DONE_EINT1 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT1_SHIFT 7 /* IM_DCS_DAC_DONE_EINT1 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT1_WIDTH 1 /* IM_DCS_DAC_DONE_EINT1 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT1 0x0040 /* IM_DCS_HP_DONE_EINT1 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT1_MASK 0x0040 /* IM_DCS_HP_DONE_EINT1 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT1_SHIFT 6 /* IM_DCS_HP_DONE_EINT1 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT1_WIDTH 1 /* IM_DCS_HP_DONE_EINT1 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1 0x0002 /* IM_FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_MASK 0x0002 /* IM_FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_SHIFT 1 /* IM_FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_WIDTH 1 /* IM_FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1 0x0001 /* IM_FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_MASK 0x0001 /* IM_FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_SHIFT 0 /* IM_FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_WIDTH 1 /* IM_FLL1_CLOCK_OK_EINT1 */
- /*
- * R3343 (0xD0F) - Interrupt Control
- */
- #define ARIZONA_IM_IRQ1 0x0001 /* IM_IRQ1 */
- #define ARIZONA_IM_IRQ1_MASK 0x0001 /* IM_IRQ1 */
- #define ARIZONA_IM_IRQ1_SHIFT 0 /* IM_IRQ1 */
- #define ARIZONA_IM_IRQ1_WIDTH 1 /* IM_IRQ1 */
- /*
- * R3344 (0xD10) - IRQ2 Status 1
- */
- #define ARIZONA_GP4_EINT2 0x0008 /* GP4_EINT2 */
- #define ARIZONA_GP4_EINT2_MASK 0x0008 /* GP4_EINT2 */
- #define ARIZONA_GP4_EINT2_SHIFT 3 /* GP4_EINT2 */
- #define ARIZONA_GP4_EINT2_WIDTH 1 /* GP4_EINT2 */
- #define ARIZONA_GP3_EINT2 0x0004 /* GP3_EINT2 */
- #define ARIZONA_GP3_EINT2_MASK 0x0004 /* GP3_EINT2 */
- #define ARIZONA_GP3_EINT2_SHIFT 2 /* GP3_EINT2 */
- #define ARIZONA_GP3_EINT2_WIDTH 1 /* GP3_EINT2 */
- #define ARIZONA_GP2_EINT2 0x0002 /* GP2_EINT2 */
- #define ARIZONA_GP2_EINT2_MASK 0x0002 /* GP2_EINT2 */
- #define ARIZONA_GP2_EINT2_SHIFT 1 /* GP2_EINT2 */
- #define ARIZONA_GP2_EINT2_WIDTH 1 /* GP2_EINT2 */
- #define ARIZONA_GP1_EINT2 0x0001 /* GP1_EINT2 */
- #define ARIZONA_GP1_EINT2_MASK 0x0001 /* GP1_EINT2 */
- #define ARIZONA_GP1_EINT2_SHIFT 0 /* GP1_EINT2 */
- #define ARIZONA_GP1_EINT2_WIDTH 1 /* GP1_EINT2 */
- /*
- * R3345 (0xD11) - IRQ2 Status 2
- */
- #define ARIZONA_DSP1_RAM_RDY_EINT2 0x0100 /* DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_DSP1_RAM_RDY_EINT2_MASK 0x0100 /* DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_DSP1_RAM_RDY_EINT2_SHIFT 8 /* DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_DSP1_RAM_RDY_EINT2_WIDTH 1 /* DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_DSP_IRQ2_EINT2 0x0002 /* DSP_IRQ2_EINT2 */
- #define ARIZONA_DSP_IRQ2_EINT2_MASK 0x0002 /* DSP_IRQ2_EINT2 */
- #define ARIZONA_DSP_IRQ2_EINT2_SHIFT 1 /* DSP_IRQ2_EINT2 */
- #define ARIZONA_DSP_IRQ2_EINT2_WIDTH 1 /* DSP_IRQ2_EINT2 */
- #define ARIZONA_DSP_IRQ1_EINT2 0x0001 /* DSP_IRQ1_EINT2 */
- #define ARIZONA_DSP_IRQ1_EINT2_MASK 0x0001 /* DSP_IRQ1_EINT2 */
- #define ARIZONA_DSP_IRQ1_EINT2_SHIFT 0 /* DSP_IRQ1_EINT2 */
- #define ARIZONA_DSP_IRQ1_EINT2_WIDTH 1 /* DSP_IRQ1_EINT2 */
- /*
- * R3346 (0xD12) - IRQ2 Status 3
- */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2 0x8000 /* SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_MASK 0x8000 /* SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_SHIFT 15 /* SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_WIDTH 1 /* SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_EINT2 0x4000 /* SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_EINT2_MASK 0x4000 /* SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_EINT2_SHIFT 14 /* SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_EINT2_WIDTH 1 /* SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_HPDET_EINT2 0x2000 /* HPDET_EINT2 */
- #define ARIZONA_HPDET_EINT2_MASK 0x2000 /* HPDET_EINT2 */
- #define ARIZONA_HPDET_EINT2_SHIFT 13 /* HPDET_EINT2 */
- #define ARIZONA_HPDET_EINT2_WIDTH 1 /* HPDET_EINT2 */
- #define ARIZONA_MICDET_EINT2 0x1000 /* MICDET_EINT2 */
- #define ARIZONA_MICDET_EINT2_MASK 0x1000 /* MICDET_EINT2 */
- #define ARIZONA_MICDET_EINT2_SHIFT 12 /* MICDET_EINT2 */
- #define ARIZONA_MICDET_EINT2_WIDTH 1 /* MICDET_EINT2 */
- #define ARIZONA_WSEQ_DONE_EINT2 0x0800 /* WSEQ_DONE_EINT2 */
- #define ARIZONA_WSEQ_DONE_EINT2_MASK 0x0800 /* WSEQ_DONE_EINT2 */
- #define ARIZONA_WSEQ_DONE_EINT2_SHIFT 11 /* WSEQ_DONE_EINT2 */
- #define ARIZONA_WSEQ_DONE_EINT2_WIDTH 1 /* WSEQ_DONE_EINT2 */
- #define ARIZONA_DRC2_SIG_DET_EINT2 0x0400 /* DRC2_SIG_DET_EINT2 */
- #define ARIZONA_DRC2_SIG_DET_EINT2_MASK 0x0400 /* DRC2_SIG_DET_EINT2 */
- #define ARIZONA_DRC2_SIG_DET_EINT2_SHIFT 10 /* DRC2_SIG_DET_EINT2 */
- #define ARIZONA_DRC2_SIG_DET_EINT2_WIDTH 1 /* DRC2_SIG_DET_EINT2 */
- #define ARIZONA_DRC1_SIG_DET_EINT2 0x0200 /* DRC1_SIG_DET_EINT2 */
- #define ARIZONA_DRC1_SIG_DET_EINT2_MASK 0x0200 /* DRC1_SIG_DET_EINT2 */
- #define ARIZONA_DRC1_SIG_DET_EINT2_SHIFT 9 /* DRC1_SIG_DET_EINT2 */
- #define ARIZONA_DRC1_SIG_DET_EINT2_WIDTH 1 /* DRC1_SIG_DET_EINT2 */
- #define ARIZONA_ASRC2_LOCK_EINT2 0x0100 /* ASRC2_LOCK_EINT2 */
- #define ARIZONA_ASRC2_LOCK_EINT2_MASK 0x0100 /* ASRC2_LOCK_EINT2 */
- #define ARIZONA_ASRC2_LOCK_EINT2_SHIFT 8 /* ASRC2_LOCK_EINT2 */
- #define ARIZONA_ASRC2_LOCK_EINT2_WIDTH 1 /* ASRC2_LOCK_EINT2 */
- #define ARIZONA_ASRC1_LOCK_EINT2 0x0080 /* ASRC1_LOCK_EINT2 */
- #define ARIZONA_ASRC1_LOCK_EINT2_MASK 0x0080 /* ASRC1_LOCK_EINT2 */
- #define ARIZONA_ASRC1_LOCK_EINT2_SHIFT 7 /* ASRC1_LOCK_EINT2 */
- #define ARIZONA_ASRC1_LOCK_EINT2_WIDTH 1 /* ASRC1_LOCK_EINT2 */
- #define ARIZONA_UNDERCLOCKED_EINT2 0x0040 /* UNDERCLOCKED_EINT2 */
- #define ARIZONA_UNDERCLOCKED_EINT2_MASK 0x0040 /* UNDERCLOCKED_EINT2 */
- #define ARIZONA_UNDERCLOCKED_EINT2_SHIFT 6 /* UNDERCLOCKED_EINT2 */
- #define ARIZONA_UNDERCLOCKED_EINT2_WIDTH 1 /* UNDERCLOCKED_EINT2 */
- #define ARIZONA_OVERCLOCKED_EINT2 0x0020 /* OVERCLOCKED_EINT2 */
- #define ARIZONA_OVERCLOCKED_EINT2_MASK 0x0020 /* OVERCLOCKED_EINT2 */
- #define ARIZONA_OVERCLOCKED_EINT2_SHIFT 5 /* OVERCLOCKED_EINT2 */
- #define ARIZONA_OVERCLOCKED_EINT2_WIDTH 1 /* OVERCLOCKED_EINT2 */
- #define ARIZONA_FLL2_LOCK_EINT2 0x0008 /* FLL2_LOCK_EINT2 */
- #define ARIZONA_FLL2_LOCK_EINT2_MASK 0x0008 /* FLL2_LOCK_EINT2 */
- #define ARIZONA_FLL2_LOCK_EINT2_SHIFT 3 /* FLL2_LOCK_EINT2 */
- #define ARIZONA_FLL2_LOCK_EINT2_WIDTH 1 /* FLL2_LOCK_EINT2 */
- #define ARIZONA_FLL1_LOCK_EINT2 0x0004 /* FLL1_LOCK_EINT2 */
- #define ARIZONA_FLL1_LOCK_EINT2_MASK 0x0004 /* FLL1_LOCK_EINT2 */
- #define ARIZONA_FLL1_LOCK_EINT2_SHIFT 2 /* FLL1_LOCK_EINT2 */
- #define ARIZONA_FLL1_LOCK_EINT2_WIDTH 1 /* FLL1_LOCK_EINT2 */
- #define ARIZONA_CLKGEN_ERR_EINT2 0x0002 /* CLKGEN_ERR_EINT2 */
- #define ARIZONA_CLKGEN_ERR_EINT2_MASK 0x0002 /* CLKGEN_ERR_EINT2 */
- #define ARIZONA_CLKGEN_ERR_EINT2_SHIFT 1 /* CLKGEN_ERR_EINT2 */
- #define ARIZONA_CLKGEN_ERR_EINT2_WIDTH 1 /* CLKGEN_ERR_EINT2 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2 0x0001 /* CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_MASK 0x0001 /* CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_SHIFT 0 /* CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_WIDTH 1 /* CLKGEN_ERR_ASYNC_EINT2 */
- /*
- * R3347 (0xD13) - IRQ2 Status 4
- */
- #define ARIZONA_ASRC_CFG_ERR_EINT2 0x8000 /* ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_ASRC_CFG_ERR_EINT2_MASK 0x8000 /* ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_ASRC_CFG_ERR_EINT2_SHIFT 15 /* ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_ASRC_CFG_ERR_EINT2_WIDTH 1 /* ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_AIF3_ERR_EINT2 0x4000 /* AIF3_ERR_EINT2 */
- #define ARIZONA_AIF3_ERR_EINT2_MASK 0x4000 /* AIF3_ERR_EINT2 */
- #define ARIZONA_AIF3_ERR_EINT2_SHIFT 14 /* AIF3_ERR_EINT2 */
- #define ARIZONA_AIF3_ERR_EINT2_WIDTH 1 /* AIF3_ERR_EINT2 */
- #define ARIZONA_AIF2_ERR_EINT2 0x2000 /* AIF2_ERR_EINT2 */
- #define ARIZONA_AIF2_ERR_EINT2_MASK 0x2000 /* AIF2_ERR_EINT2 */
- #define ARIZONA_AIF2_ERR_EINT2_SHIFT 13 /* AIF2_ERR_EINT2 */
- #define ARIZONA_AIF2_ERR_EINT2_WIDTH 1 /* AIF2_ERR_EINT2 */
- #define ARIZONA_AIF1_ERR_EINT2 0x1000 /* AIF1_ERR_EINT2 */
- #define ARIZONA_AIF1_ERR_EINT2_MASK 0x1000 /* AIF1_ERR_EINT2 */
- #define ARIZONA_AIF1_ERR_EINT2_SHIFT 12 /* AIF1_ERR_EINT2 */
- #define ARIZONA_AIF1_ERR_EINT2_WIDTH 1 /* AIF1_ERR_EINT2 */
- #define ARIZONA_CTRLIF_ERR_EINT2 0x0800 /* CTRLIF_ERR_EINT2 */
- #define ARIZONA_CTRLIF_ERR_EINT2_MASK 0x0800 /* CTRLIF_ERR_EINT2 */
- #define ARIZONA_CTRLIF_ERR_EINT2_SHIFT 11 /* CTRLIF_ERR_EINT2 */
- #define ARIZONA_CTRLIF_ERR_EINT2_WIDTH 1 /* CTRLIF_ERR_EINT2 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2 0x0400 /* MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_SHIFT 10 /* MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_WIDTH 1 /* MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2 0x0200 /* ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_SHIFT 9 /* ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_WIDTH 1 /* ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT2 0x0100 /* SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT2_MASK 0x0100 /* SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT2_SHIFT 8 /* SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT2_WIDTH 1 /* SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT2 0x0080 /* ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT2_MASK 0x0080 /* ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT2_SHIFT 7 /* ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT2_WIDTH 1 /* ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT2 0x0040 /* ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT2_MASK 0x0040 /* ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT2_SHIFT 6 /* ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT2_WIDTH 1 /* ISRC2_CFG_ERR_EINT2 */
- /*
- * R3348 (0xD14) - IRQ2 Status 5
- */
- #define ARIZONA_BOOT_DONE_EINT2 0x0100 /* BOOT_DONE_EINT2 */
- #define ARIZONA_BOOT_DONE_EINT2_MASK 0x0100 /* BOOT_DONE_EINT2 */
- #define ARIZONA_BOOT_DONE_EINT2_SHIFT 8 /* BOOT_DONE_EINT2 */
- #define ARIZONA_BOOT_DONE_EINT2_WIDTH 1 /* BOOT_DONE_EINT2 */
- #define ARIZONA_DCS_DAC_DONE_EINT2 0x0080 /* DCS_DAC_DONE_EINT2 */
- #define ARIZONA_DCS_DAC_DONE_EINT2_MASK 0x0080 /* DCS_DAC_DONE_EINT2 */
- #define ARIZONA_DCS_DAC_DONE_EINT2_SHIFT 7 /* DCS_DAC_DONE_EINT2 */
- #define ARIZONA_DCS_DAC_DONE_EINT2_WIDTH 1 /* DCS_DAC_DONE_EINT2 */
- #define ARIZONA_DCS_HP_DONE_EINT2 0x0040 /* DCS_HP_DONE_EINT2 */
- #define ARIZONA_DCS_HP_DONE_EINT2_MASK 0x0040 /* DCS_HP_DONE_EINT2 */
- #define ARIZONA_DCS_HP_DONE_EINT2_SHIFT 6 /* DCS_HP_DONE_EINT2 */
- #define ARIZONA_DCS_HP_DONE_EINT2_WIDTH 1 /* DCS_HP_DONE_EINT2 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT2 0x0002 /* FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT2_MASK 0x0002 /* FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT2_SHIFT 1 /* FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT2_WIDTH 1 /* FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT2 0x0001 /* FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT2_MASK 0x0001 /* FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT2_SHIFT 0 /* FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT2_WIDTH 1 /* FLL1_CLOCK_OK_EINT2 */
- /*
- * R3352 (0xD18) - IRQ2 Status 1 Mask
- */
- #define ARIZONA_IM_GP4_EINT2 0x0008 /* IM_GP4_EINT2 */
- #define ARIZONA_IM_GP4_EINT2_MASK 0x0008 /* IM_GP4_EINT2 */
- #define ARIZONA_IM_GP4_EINT2_SHIFT 3 /* IM_GP4_EINT2 */
- #define ARIZONA_IM_GP4_EINT2_WIDTH 1 /* IM_GP4_EINT2 */
- #define ARIZONA_IM_GP3_EINT2 0x0004 /* IM_GP3_EINT2 */
- #define ARIZONA_IM_GP3_EINT2_MASK 0x0004 /* IM_GP3_EINT2 */
- #define ARIZONA_IM_GP3_EINT2_SHIFT 2 /* IM_GP3_EINT2 */
- #define ARIZONA_IM_GP3_EINT2_WIDTH 1 /* IM_GP3_EINT2 */
- #define ARIZONA_IM_GP2_EINT2 0x0002 /* IM_GP2_EINT2 */
- #define ARIZONA_IM_GP2_EINT2_MASK 0x0002 /* IM_GP2_EINT2 */
- #define ARIZONA_IM_GP2_EINT2_SHIFT 1 /* IM_GP2_EINT2 */
- #define ARIZONA_IM_GP2_EINT2_WIDTH 1 /* IM_GP2_EINT2 */
- #define ARIZONA_IM_GP1_EINT2 0x0001 /* IM_GP1_EINT2 */
- #define ARIZONA_IM_GP1_EINT2_MASK 0x0001 /* IM_GP1_EINT2 */
- #define ARIZONA_IM_GP1_EINT2_SHIFT 0 /* IM_GP1_EINT2 */
- #define ARIZONA_IM_GP1_EINT2_WIDTH 1 /* IM_GP1_EINT2 */
- /*
- * R3353 (0xD19) - IRQ2 Status 2 Mask
- */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT2 0x0100 /* IM_DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_MASK 0x0100 /* IM_DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_SHIFT 8 /* IM_DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_WIDTH 1 /* IM_DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_IM_DSP_IRQ2_EINT2 0x0002 /* IM_DSP_IRQ2_EINT2 */
- #define ARIZONA_IM_DSP_IRQ2_EINT2_MASK 0x0002 /* IM_DSP_IRQ2_EINT2 */
- #define ARIZONA_IM_DSP_IRQ2_EINT2_SHIFT 1 /* IM_DSP_IRQ2_EINT2 */
- #define ARIZONA_IM_DSP_IRQ2_EINT2_WIDTH 1 /* IM_DSP_IRQ2_EINT2 */
- #define ARIZONA_IM_DSP_IRQ1_EINT2 0x0001 /* IM_DSP_IRQ1_EINT2 */
- #define ARIZONA_IM_DSP_IRQ1_EINT2_MASK 0x0001 /* IM_DSP_IRQ1_EINT2 */
- #define ARIZONA_IM_DSP_IRQ1_EINT2_SHIFT 0 /* IM_DSP_IRQ1_EINT2 */
- #define ARIZONA_IM_DSP_IRQ1_EINT2_WIDTH 1 /* IM_DSP_IRQ1_EINT2 */
- /*
- * R3354 (0xD1A) - IRQ2 Status 3 Mask
- */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_MASK 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_SHIFT 15 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_WIDTH 1 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT2 0x4000 /* IM_SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_MASK 0x4000 /* IM_SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_SHIFT 14 /* IM_SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_WIDTH 1 /* IM_SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_IM_HPDET_EINT2 0x2000 /* IM_HPDET_EINT2 */
- #define ARIZONA_IM_HPDET_EINT2_MASK 0x2000 /* IM_HPDET_EINT2 */
- #define ARIZONA_IM_HPDET_EINT2_SHIFT 13 /* IM_HPDET_EINT2 */
- #define ARIZONA_IM_HPDET_EINT2_WIDTH 1 /* IM_HPDET_EINT2 */
- #define ARIZONA_IM_MICDET_EINT2 0x1000 /* IM_MICDET_EINT2 */
- #define ARIZONA_IM_MICDET_EINT2_MASK 0x1000 /* IM_MICDET_EINT2 */
- #define ARIZONA_IM_MICDET_EINT2_SHIFT 12 /* IM_MICDET_EINT2 */
- #define ARIZONA_IM_MICDET_EINT2_WIDTH 1 /* IM_MICDET_EINT2 */
- #define ARIZONA_IM_WSEQ_DONE_EINT2 0x0800 /* IM_WSEQ_DONE_EINT2 */
- #define ARIZONA_IM_WSEQ_DONE_EINT2_MASK 0x0800 /* IM_WSEQ_DONE_EINT2 */
- #define ARIZONA_IM_WSEQ_DONE_EINT2_SHIFT 11 /* IM_WSEQ_DONE_EINT2 */
- #define ARIZONA_IM_WSEQ_DONE_EINT2_WIDTH 1 /* IM_WSEQ_DONE_EINT2 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT2 0x0400 /* IM_DRC2_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT2_MASK 0x0400 /* IM_DRC2_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT2_SHIFT 10 /* IM_DRC2_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT2_WIDTH 1 /* IM_DRC2_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT2 0x0200 /* IM_DRC1_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT2_MASK 0x0200 /* IM_DRC1_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT2_SHIFT 9 /* IM_DRC1_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT2_WIDTH 1 /* IM_DRC1_SIG_DET_EINT2 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT2 0x0100 /* IM_ASRC2_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT2_MASK 0x0100 /* IM_ASRC2_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT2_SHIFT 8 /* IM_ASRC2_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT2_WIDTH 1 /* IM_ASRC2_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT2 0x0080 /* IM_ASRC1_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT2_MASK 0x0080 /* IM_ASRC1_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT2_SHIFT 7 /* IM_ASRC1_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT2_WIDTH 1 /* IM_ASRC1_LOCK_EINT2 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT2 0x0040 /* IM_UNDERCLOCKED_EINT2 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT2_MASK 0x0040 /* IM_UNDERCLOCKED_EINT2 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT2_SHIFT 6 /* IM_UNDERCLOCKED_EINT2 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT2_WIDTH 1 /* IM_UNDERCLOCKED_EINT2 */
- #define ARIZONA_IM_OVERCLOCKED_EINT2 0x0020 /* IM_OVERCLOCKED_EINT2 */
- #define ARIZONA_IM_OVERCLOCKED_EINT2_MASK 0x0020 /* IM_OVERCLOCKED_EINT2 */
- #define ARIZONA_IM_OVERCLOCKED_EINT2_SHIFT 5 /* IM_OVERCLOCKED_EINT2 */
- #define ARIZONA_IM_OVERCLOCKED_EINT2_WIDTH 1 /* IM_OVERCLOCKED_EINT2 */
- #define ARIZONA_IM_FLL2_LOCK_EINT2 0x0008 /* IM_FLL2_LOCK_EINT2 */
- #define ARIZONA_IM_FLL2_LOCK_EINT2_MASK 0x0008 /* IM_FLL2_LOCK_EINT2 */
- #define ARIZONA_IM_FLL2_LOCK_EINT2_SHIFT 3 /* IM_FLL2_LOCK_EINT2 */
- #define ARIZONA_IM_FLL2_LOCK_EINT2_WIDTH 1 /* IM_FLL2_LOCK_EINT2 */
- #define ARIZONA_IM_FLL1_LOCK_EINT2 0x0004 /* IM_FLL1_LOCK_EINT2 */
- #define ARIZONA_IM_FLL1_LOCK_EINT2_MASK 0x0004 /* IM_FLL1_LOCK_EINT2 */
- #define ARIZONA_IM_FLL1_LOCK_EINT2_SHIFT 2 /* IM_FLL1_LOCK_EINT2 */
- #define ARIZONA_IM_FLL1_LOCK_EINT2_WIDTH 1 /* IM_FLL1_LOCK_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT2 0x0002 /* IM_CLKGEN_ERR_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT2_MASK 0x0002 /* IM_CLKGEN_ERR_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT2_SHIFT 1 /* IM_CLKGEN_ERR_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT2_WIDTH 1 /* IM_CLKGEN_ERR_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_MASK 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_SHIFT 0 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_WIDTH 1 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
- /*
- * R3355 (0xD1B) - IRQ2 Status 4 Mask
- */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT2 0x8000 /* IM_ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_MASK 0x8000 /* IM_ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_SHIFT 15 /* IM_ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_WIDTH 1 /* IM_ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_IM_AIF3_ERR_EINT2 0x4000 /* IM_AIF3_ERR_EINT2 */
- #define ARIZONA_IM_AIF3_ERR_EINT2_MASK 0x4000 /* IM_AIF3_ERR_EINT2 */
- #define ARIZONA_IM_AIF3_ERR_EINT2_SHIFT 14 /* IM_AIF3_ERR_EINT2 */
- #define ARIZONA_IM_AIF3_ERR_EINT2_WIDTH 1 /* IM_AIF3_ERR_EINT2 */
- #define ARIZONA_IM_AIF2_ERR_EINT2 0x2000 /* IM_AIF2_ERR_EINT2 */
- #define ARIZONA_IM_AIF2_ERR_EINT2_MASK 0x2000 /* IM_AIF2_ERR_EINT2 */
- #define ARIZONA_IM_AIF2_ERR_EINT2_SHIFT 13 /* IM_AIF2_ERR_EINT2 */
- #define ARIZONA_IM_AIF2_ERR_EINT2_WIDTH 1 /* IM_AIF2_ERR_EINT2 */
- #define ARIZONA_IM_AIF1_ERR_EINT2 0x1000 /* IM_AIF1_ERR_EINT2 */
- #define ARIZONA_IM_AIF1_ERR_EINT2_MASK 0x1000 /* IM_AIF1_ERR_EINT2 */
- #define ARIZONA_IM_AIF1_ERR_EINT2_SHIFT 12 /* IM_AIF1_ERR_EINT2 */
- #define ARIZONA_IM_AIF1_ERR_EINT2_WIDTH 1 /* IM_AIF1_ERR_EINT2 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT2 0x0800 /* IM_CTRLIF_ERR_EINT2 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT2_MASK 0x0800 /* IM_CTRLIF_ERR_EINT2 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT2_SHIFT 11 /* IM_CTRLIF_ERR_EINT2 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT2_WIDTH 1 /* IM_CTRLIF_ERR_EINT2 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_MASK 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_SHIFT 10 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_WIDTH 1 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_MASK 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_SHIFT 9 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_WIDTH 1 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2 0x0100 /* IM_SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_MASK 0x0100 /* IM_SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_SHIFT 8 /* IM_SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_WIDTH 1 /* IM_SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2 0x0080 /* IM_ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_MASK 0x0080 /* IM_ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_SHIFT 7 /* IM_ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_WIDTH 1 /* IM_ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2 0x0040 /* IM_ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_MASK 0x0040 /* IM_ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_SHIFT 6 /* IM_ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_WIDTH 1 /* IM_ISRC2_CFG_ERR_EINT2 */
- /*
- * R3356 (0xD1C) - IRQ2 Status 5 Mask
- */
- #define ARIZONA_IM_BOOT_DONE_EINT2 0x0100 /* IM_BOOT_DONE_EINT2 */
- #define ARIZONA_IM_BOOT_DONE_EINT2_MASK 0x0100 /* IM_BOOT_DONE_EINT2 */
- #define ARIZONA_IM_BOOT_DONE_EINT2_SHIFT 8 /* IM_BOOT_DONE_EINT2 */
- #define ARIZONA_IM_BOOT_DONE_EINT2_WIDTH 1 /* IM_BOOT_DONE_EINT2 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT2 0x0080 /* IM_DCS_DAC_DONE_EINT2 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT2_MASK 0x0080 /* IM_DCS_DAC_DONE_EINT2 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT2_SHIFT 7 /* IM_DCS_DAC_DONE_EINT2 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT2_WIDTH 1 /* IM_DCS_DAC_DONE_EINT2 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT2 0x0040 /* IM_DCS_HP_DONE_EINT2 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT2_MASK 0x0040 /* IM_DCS_HP_DONE_EINT2 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT2_SHIFT 6 /* IM_DCS_HP_DONE_EINT2 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT2_WIDTH 1 /* IM_DCS_HP_DONE_EINT2 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2 0x0002 /* IM_FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_MASK 0x0002 /* IM_FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_SHIFT 1 /* IM_FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_WIDTH 1 /* IM_FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2 0x0001 /* IM_FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_MASK 0x0001 /* IM_FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_SHIFT 0 /* IM_FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_WIDTH 1 /* IM_FLL1_CLOCK_OK_EINT2 */
- /*
- * R3359 (0xD1F) - IRQ2 Control
- */
- #define ARIZONA_IM_IRQ2 0x0001 /* IM_IRQ2 */
- #define ARIZONA_IM_IRQ2_MASK 0x0001 /* IM_IRQ2 */
- #define ARIZONA_IM_IRQ2_SHIFT 0 /* IM_IRQ2 */
- #define ARIZONA_IM_IRQ2_WIDTH 1 /* IM_IRQ2 */
- /*
- * R3360 (0xD20) - Interrupt Raw Status 2
- */
- #define ARIZONA_DSP1_RAM_RDY_STS 0x0100 /* DSP1_RAM_RDY_STS */
- #define ARIZONA_DSP1_RAM_RDY_STS_MASK 0x0100 /* DSP1_RAM_RDY_STS */
- #define ARIZONA_DSP1_RAM_RDY_STS_SHIFT 8 /* DSP1_RAM_RDY_STS */
- #define ARIZONA_DSP1_RAM_RDY_STS_WIDTH 1 /* DSP1_RAM_RDY_STS */
- #define ARIZONA_DSP_IRQ2_STS 0x0002 /* DSP_IRQ2_STS */
- #define ARIZONA_DSP_IRQ2_STS_MASK 0x0002 /* DSP_IRQ2_STS */
- #define ARIZONA_DSP_IRQ2_STS_SHIFT 1 /* DSP_IRQ2_STS */
- #define ARIZONA_DSP_IRQ2_STS_WIDTH 1 /* DSP_IRQ2_STS */
- #define ARIZONA_DSP_IRQ1_STS 0x0001 /* DSP_IRQ1_STS */
- #define ARIZONA_DSP_IRQ1_STS_MASK 0x0001 /* DSP_IRQ1_STS */
- #define ARIZONA_DSP_IRQ1_STS_SHIFT 0 /* DSP_IRQ1_STS */
- #define ARIZONA_DSP_IRQ1_STS_WIDTH 1 /* DSP_IRQ1_STS */
- /*
- * R3361 (0xD21) - Interrupt Raw Status 3
- */
- #define ARIZONA_SPK_SHUTDOWN_WARN_STS 0x8000 /* SPK_SHUTDOWN_WARN_STS */
- #define ARIZONA_SPK_SHUTDOWN_WARN_STS_MASK 0x8000 /* SPK_SHUTDOWN_WARN_STS */
- #define ARIZONA_SPK_SHUTDOWN_WARN_STS_SHIFT 15 /* SPK_SHUTDOWN_WARN_STS */
- #define ARIZONA_SPK_SHUTDOWN_WARN_STS_WIDTH 1 /* SPK_SHUTDOWN_WARN_STS */
- #define ARIZONA_SPK_SHUTDOWN_STS 0x4000 /* SPK_SHUTDOWN_STS */
- #define ARIZONA_SPK_SHUTDOWN_STS_MASK 0x4000 /* SPK_SHUTDOWN_STS */
- #define ARIZONA_SPK_SHUTDOWN_STS_SHIFT 14 /* SPK_SHUTDOWN_STS */
- #define ARIZONA_SPK_SHUTDOWN_STS_WIDTH 1 /* SPK_SHUTDOWN_STS */
- #define ARIZONA_HPDET_STS 0x2000 /* HPDET_STS */
- #define ARIZONA_HPDET_STS_MASK 0x2000 /* HPDET_STS */
- #define ARIZONA_HPDET_STS_SHIFT 13 /* HPDET_STS */
- #define ARIZONA_HPDET_STS_WIDTH 1 /* HPDET_STS */
- #define ARIZONA_MICDET_STS 0x1000 /* MICDET_STS */
- #define ARIZONA_MICDET_STS_MASK 0x1000 /* MICDET_STS */
- #define ARIZONA_MICDET_STS_SHIFT 12 /* MICDET_STS */
- #define ARIZONA_MICDET_STS_WIDTH 1 /* MICDET_STS */
- #define ARIZONA_WSEQ_DONE_STS 0x0800 /* WSEQ_DONE_STS */
- #define ARIZONA_WSEQ_DONE_STS_MASK 0x0800 /* WSEQ_DONE_STS */
- #define ARIZONA_WSEQ_DONE_STS_SHIFT 11 /* WSEQ_DONE_STS */
- #define ARIZONA_WSEQ_DONE_STS_WIDTH 1 /* WSEQ_DONE_STS */
- #define ARIZONA_DRC2_SIG_DET_STS 0x0400 /* DRC2_SIG_DET_STS */
- #define ARIZONA_DRC2_SIG_DET_STS_MASK 0x0400 /* DRC2_SIG_DET_STS */
- #define ARIZONA_DRC2_SIG_DET_STS_SHIFT 10 /* DRC2_SIG_DET_STS */
- #define ARIZONA_DRC2_SIG_DET_STS_WIDTH 1 /* DRC2_SIG_DET_STS */
- #define ARIZONA_DRC1_SIG_DET_STS 0x0200 /* DRC1_SIG_DET_STS */
- #define ARIZONA_DRC1_SIG_DET_STS_MASK 0x0200 /* DRC1_SIG_DET_STS */
- #define ARIZONA_DRC1_SIG_DET_STS_SHIFT 9 /* DRC1_SIG_DET_STS */
- #define ARIZONA_DRC1_SIG_DET_STS_WIDTH 1 /* DRC1_SIG_DET_STS */
- #define ARIZONA_ASRC2_LOCK_STS 0x0100 /* ASRC2_LOCK_STS */
- #define ARIZONA_ASRC2_LOCK_STS_MASK 0x0100 /* ASRC2_LOCK_STS */
- #define ARIZONA_ASRC2_LOCK_STS_SHIFT 8 /* ASRC2_LOCK_STS */
- #define ARIZONA_ASRC2_LOCK_STS_WIDTH 1 /* ASRC2_LOCK_STS */
- #define ARIZONA_ASRC1_LOCK_STS 0x0080 /* ASRC1_LOCK_STS */
- #define ARIZONA_ASRC1_LOCK_STS_MASK 0x0080 /* ASRC1_LOCK_STS */
- #define ARIZONA_ASRC1_LOCK_STS_SHIFT 7 /* ASRC1_LOCK_STS */
- #define ARIZONA_ASRC1_LOCK_STS_WIDTH 1 /* ASRC1_LOCK_STS */
- #define ARIZONA_UNDERCLOCKED_STS 0x0040 /* UNDERCLOCKED_STS */
- #define ARIZONA_UNDERCLOCKED_STS_MASK 0x0040 /* UNDERCLOCKED_STS */
- #define ARIZONA_UNDERCLOCKED_STS_SHIFT 6 /* UNDERCLOCKED_STS */
- #define ARIZONA_UNDERCLOCKED_STS_WIDTH 1 /* UNDERCLOCKED_STS */
- #define ARIZONA_OVERCLOCKED_STS 0x0020 /* OVERCLOCKED_STS */
- #define ARIZONA_OVERCLOCKED_STS_MASK 0x0020 /* OVERCLOCKED_STS */
- #define ARIZONA_OVERCLOCKED_STS_SHIFT 5 /* OVERCLOCKED_STS */
- #define ARIZONA_OVERCLOCKED_STS_WIDTH 1 /* OVERCLOCKED_STS */
- #define ARIZONA_FLL2_LOCK_STS 0x0008 /* FLL2_LOCK_STS */
- #define ARIZONA_FLL2_LOCK_STS_MASK 0x0008 /* FLL2_LOCK_STS */
- #define ARIZONA_FLL2_LOCK_STS_SHIFT 3 /* FLL2_LOCK_STS */
- #define ARIZONA_FLL2_LOCK_STS_WIDTH 1 /* FLL2_LOCK_STS */
- #define ARIZONA_FLL1_LOCK_STS 0x0004 /* FLL1_LOCK_STS */
- #define ARIZONA_FLL1_LOCK_STS_MASK 0x0004 /* FLL1_LOCK_STS */
- #define ARIZONA_FLL1_LOCK_STS_SHIFT 2 /* FLL1_LOCK_STS */
- #define ARIZONA_FLL1_LOCK_STS_WIDTH 1 /* FLL1_LOCK_STS */
- #define ARIZONA_CLKGEN_ERR_STS 0x0002 /* CLKGEN_ERR_STS */
- #define ARIZONA_CLKGEN_ERR_STS_MASK 0x0002 /* CLKGEN_ERR_STS */
- #define ARIZONA_CLKGEN_ERR_STS_SHIFT 1 /* CLKGEN_ERR_STS */
- #define ARIZONA_CLKGEN_ERR_STS_WIDTH 1 /* CLKGEN_ERR_STS */
- #define ARIZONA_CLKGEN_ERR_ASYNC_STS 0x0001 /* CLKGEN_ERR_ASYNC_STS */
- #define ARIZONA_CLKGEN_ERR_ASYNC_STS_MASK 0x0001 /* CLKGEN_ERR_ASYNC_STS */
- #define ARIZONA_CLKGEN_ERR_ASYNC_STS_SHIFT 0 /* CLKGEN_ERR_ASYNC_STS */
- #define ARIZONA_CLKGEN_ERR_ASYNC_STS_WIDTH 1 /* CLKGEN_ERR_ASYNC_STS */
- /*
- * R3362 (0xD22) - Interrupt Raw Status 4
- */
- #define ARIZONA_ASRC_CFG_ERR_STS 0x8000 /* ASRC_CFG_ERR_STS */
- #define ARIZONA_ASRC_CFG_ERR_STS_MASK 0x8000 /* ASRC_CFG_ERR_STS */
- #define ARIZONA_ASRC_CFG_ERR_STS_SHIFT 15 /* ASRC_CFG_ERR_STS */
- #define ARIZONA_ASRC_CFG_ERR_STS_WIDTH 1 /* ASRC_CFG_ERR_STS */
- #define ARIZONA_AIF3_ERR_STS 0x4000 /* AIF3_ERR_STS */
- #define ARIZONA_AIF3_ERR_STS_MASK 0x4000 /* AIF3_ERR_STS */
- #define ARIZONA_AIF3_ERR_STS_SHIFT 14 /* AIF3_ERR_STS */
- #define ARIZONA_AIF3_ERR_STS_WIDTH 1 /* AIF3_ERR_STS */
- #define ARIZONA_AIF2_ERR_STS 0x2000 /* AIF2_ERR_STS */
- #define ARIZONA_AIF2_ERR_STS_MASK 0x2000 /* AIF2_ERR_STS */
- #define ARIZONA_AIF2_ERR_STS_SHIFT 13 /* AIF2_ERR_STS */
- #define ARIZONA_AIF2_ERR_STS_WIDTH 1 /* AIF2_ERR_STS */
- #define ARIZONA_AIF1_ERR_STS 0x1000 /* AIF1_ERR_STS */
- #define ARIZONA_AIF1_ERR_STS_MASK 0x1000 /* AIF1_ERR_STS */
- #define ARIZONA_AIF1_ERR_STS_SHIFT 12 /* AIF1_ERR_STS */
- #define ARIZONA_AIF1_ERR_STS_WIDTH 1 /* AIF1_ERR_STS */
- #define ARIZONA_CTRLIF_ERR_STS 0x0800 /* CTRLIF_ERR_STS */
- #define ARIZONA_CTRLIF_ERR_STS_MASK 0x0800 /* CTRLIF_ERR_STS */
- #define ARIZONA_CTRLIF_ERR_STS_SHIFT 11 /* CTRLIF_ERR_STS */
- #define ARIZONA_CTRLIF_ERR_STS_WIDTH 1 /* CTRLIF_ERR_STS */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_STS 0x0400 /* MIXER_DROPPED_SAMPLE_STS */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_STS */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_SHIFT 10 /* MIXER_DROPPED_SAMPLE_STS */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_WIDTH 1 /* MIXER_DROPPED_SAMPLE_STS */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_STS 0x0200 /* ASYNC_CLK_ENA_LOW_STS */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_STS */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_SHIFT 9 /* ASYNC_CLK_ENA_LOW_STS */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_WIDTH 1 /* ASYNC_CLK_ENA_LOW_STS */
- #define ARIZONA_SYSCLK_ENA_LOW_STS 0x0100 /* SYSCLK_ENA_LOW_STS */
- #define ARIZONA_SYSCLK_ENA_LOW_STS_MASK 0x0100 /* SYSCLK_ENA_LOW_STS */
- #define ARIZONA_SYSCLK_ENA_LOW_STS_SHIFT 8 /* SYSCLK_ENA_LOW_STS */
- #define ARIZONA_SYSCLK_ENA_LOW_STS_WIDTH 1 /* SYSCLK_ENA_LOW_STS */
- #define ARIZONA_ISRC1_CFG_ERR_STS 0x0080 /* ISRC1_CFG_ERR_STS */
- #define ARIZONA_ISRC1_CFG_ERR_STS_MASK 0x0080 /* ISRC1_CFG_ERR_STS */
- #define ARIZONA_ISRC1_CFG_ERR_STS_SHIFT 7 /* ISRC1_CFG_ERR_STS */
- #define ARIZONA_ISRC1_CFG_ERR_STS_WIDTH 1 /* ISRC1_CFG_ERR_STS */
- #define ARIZONA_ISRC2_CFG_ERR_STS 0x0040 /* ISRC2_CFG_ERR_STS */
- #define ARIZONA_ISRC2_CFG_ERR_STS_MASK 0x0040 /* ISRC2_CFG_ERR_STS */
- #define ARIZONA_ISRC2_CFG_ERR_STS_SHIFT 6 /* ISRC2_CFG_ERR_STS */
- #define ARIZONA_ISRC2_CFG_ERR_STS_WIDTH 1 /* ISRC2_CFG_ERR_STS */
- /*
- * R3363 (0xD23) - Interrupt Raw Status 5
- */
- #define ARIZONA_BOOT_DONE_STS 0x0100 /* BOOT_DONE_STS */
- #define ARIZONA_BOOT_DONE_STS_MASK 0x0100 /* BOOT_DONE_STS */
- #define ARIZONA_BOOT_DONE_STS_SHIFT 8 /* BOOT_DONE_STS */
- #define ARIZONA_BOOT_DONE_STS_WIDTH 1 /* BOOT_DONE_STS */
- #define ARIZONA_DCS_DAC_DONE_STS 0x0080 /* DCS_DAC_DONE_STS */
- #define ARIZONA_DCS_DAC_DONE_STS_MASK 0x0080 /* DCS_DAC_DONE_STS */
- #define ARIZONA_DCS_DAC_DONE_STS_SHIFT 7 /* DCS_DAC_DONE_STS */
- #define ARIZONA_DCS_DAC_DONE_STS_WIDTH 1 /* DCS_DAC_DONE_STS */
- #define ARIZONA_DCS_HP_DONE_STS 0x0040 /* DCS_HP_DONE_STS */
- #define ARIZONA_DCS_HP_DONE_STS_MASK 0x0040 /* DCS_HP_DONE_STS */
- #define ARIZONA_DCS_HP_DONE_STS_SHIFT 6 /* DCS_HP_DONE_STS */
- #define ARIZONA_DCS_HP_DONE_STS_WIDTH 1 /* DCS_HP_DONE_STS */
- #define ARIZONA_FLL2_CLOCK_OK_STS 0x0002 /* FLL2_CLOCK_OK_STS */
- #define ARIZONA_FLL2_CLOCK_OK_STS_MASK 0x0002 /* FLL2_CLOCK_OK_STS */
- #define ARIZONA_FLL2_CLOCK_OK_STS_SHIFT 1 /* FLL2_CLOCK_OK_STS */
- #define ARIZONA_FLL2_CLOCK_OK_STS_WIDTH 1 /* FLL2_CLOCK_OK_STS */
- #define ARIZONA_FLL1_CLOCK_OK_STS 0x0001 /* FLL1_CLOCK_OK_STS */
- #define ARIZONA_FLL1_CLOCK_OK_STS_MASK 0x0001 /* FLL1_CLOCK_OK_STS */
- #define ARIZONA_FLL1_CLOCK_OK_STS_SHIFT 0 /* FLL1_CLOCK_OK_STS */
- #define ARIZONA_FLL1_CLOCK_OK_STS_WIDTH 1 /* FLL1_CLOCK_OK_STS */
- /*
- * R3364 (0xD24) - Interrupt Raw Status 6
- */
- #define ARIZONA_PWM_OVERCLOCKED_STS 0x2000 /* PWM_OVERCLOCKED_STS */
- #define ARIZONA_PWM_OVERCLOCKED_STS_MASK 0x2000 /* PWM_OVERCLOCKED_STS */
- #define ARIZONA_PWM_OVERCLOCKED_STS_SHIFT 13 /* PWM_OVERCLOCKED_STS */
- #define ARIZONA_PWM_OVERCLOCKED_STS_WIDTH 1 /* PWM_OVERCLOCKED_STS */
- #define ARIZONA_FX_CORE_OVERCLOCKED_STS 0x1000 /* FX_CORE_OVERCLOCKED_STS */
- #define ARIZONA_FX_CORE_OVERCLOCKED_STS_MASK 0x1000 /* FX_CORE_OVERCLOCKED_STS */
- #define ARIZONA_FX_CORE_OVERCLOCKED_STS_SHIFT 12 /* FX_CORE_OVERCLOCKED_STS */
- #define ARIZONA_FX_CORE_OVERCLOCKED_STS_WIDTH 1 /* FX_CORE_OVERCLOCKED_STS */
- #define ARIZONA_DAC_SYS_OVERCLOCKED_STS 0x0400 /* DAC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_MASK 0x0400 /* DAC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_SHIFT 10 /* DAC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_WIDTH 1 /* DAC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_DAC_WARP_OVERCLOCKED_STS 0x0200 /* DAC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_MASK 0x0200 /* DAC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_SHIFT 9 /* DAC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_WIDTH 1 /* DAC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ADC_OVERCLOCKED_STS 0x0100 /* ADC_OVERCLOCKED_STS */
- #define ARIZONA_ADC_OVERCLOCKED_STS_MASK 0x0100 /* ADC_OVERCLOCKED_STS */
- #define ARIZONA_ADC_OVERCLOCKED_STS_SHIFT 8 /* ADC_OVERCLOCKED_STS */
- #define ARIZONA_ADC_OVERCLOCKED_STS_WIDTH 1 /* ADC_OVERCLOCKED_STS */
- #define ARIZONA_MIXER_OVERCLOCKED_STS 0x0080 /* MIXER_OVERCLOCKED_STS */
- #define ARIZONA_MIXER_OVERCLOCKED_STS_MASK 0x0080 /* MIXER_OVERCLOCKED_STS */
- #define ARIZONA_MIXER_OVERCLOCKED_STS_SHIFT 7 /* MIXER_OVERCLOCKED_STS */
- #define ARIZONA_MIXER_OVERCLOCKED_STS_WIDTH 1 /* MIXER_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS 0x0040 /* AIF3_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_MASK 0x0040 /* AIF3_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_SHIFT 6 /* AIF3_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF3_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS 0x0020 /* AIF2_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_MASK 0x0020 /* AIF2_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_SHIFT 5 /* AIF2_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF2_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS 0x0010 /* AIF1_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_MASK 0x0010 /* AIF1_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_SHIFT 4 /* AIF1_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF1_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS 0x0008 /* AIF3_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_MASK 0x0008 /* AIF3_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_SHIFT 3 /* AIF3_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF3_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS 0x0004 /* AIF2_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_MASK 0x0004 /* AIF2_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_SHIFT 2 /* AIF2_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF2_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS 0x0002 /* AIF1_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_MASK 0x0002 /* AIF1_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_SHIFT 1 /* AIF1_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF1_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS 0x0001 /* PAD_CTRL_OVERCLOCKED_STS */
- #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_MASK 0x0001 /* PAD_CTRL_OVERCLOCKED_STS */
- #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_SHIFT 0 /* PAD_CTRL_OVERCLOCKED_STS */
- #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_WIDTH 1 /* PAD_CTRL_OVERCLOCKED_STS */
- /*
- * R3365 (0xD25) - Interrupt Raw Status 7
- */
- #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS 0x8000 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_MASK 0x8000 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_SHIFT 15 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS 0x4000 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_MASK 0x4000 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_SHIFT 14 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS 0x2000 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_MASK 0x2000 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_SHIFT 13 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS 0x1000 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_MASK 0x1000 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_SHIFT 12 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_WIDTH 1 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS 0x0800 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_MASK 0x0800 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_SHIFT 11 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_WIDTH 1 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS 0x0400 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_MASK 0x0400 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_SHIFT 10 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_WIDTH 1 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS 0x0200 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_MASK 0x0200 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_SHIFT 9 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_WIDTH 1 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ADSP2_1_OVERCLOCKED_STS 0x0008 /* ADSP2_1_OVERCLOCKED_STS */
- #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_MASK 0x0008 /* ADSP2_1_OVERCLOCKED_STS */
- #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_SHIFT 3 /* ADSP2_1_OVERCLOCKED_STS */
- #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_WIDTH 1 /* ADSP2_1_OVERCLOCKED_STS */
- #define ARIZONA_ISRC2_OVERCLOCKED_STS 0x0002 /* ISRC2_OVERCLOCKED_STS */
- #define ARIZONA_ISRC2_OVERCLOCKED_STS_MASK 0x0002 /* ISRC2_OVERCLOCKED_STS */
- #define ARIZONA_ISRC2_OVERCLOCKED_STS_SHIFT 1 /* ISRC2_OVERCLOCKED_STS */
- #define ARIZONA_ISRC2_OVERCLOCKED_STS_WIDTH 1 /* ISRC2_OVERCLOCKED_STS */
- #define ARIZONA_ISRC1_OVERCLOCKED_STS 0x0001 /* ISRC1_OVERCLOCKED_STS */
- #define ARIZONA_ISRC1_OVERCLOCKED_STS_MASK 0x0001 /* ISRC1_OVERCLOCKED_STS */
- #define ARIZONA_ISRC1_OVERCLOCKED_STS_SHIFT 0 /* ISRC1_OVERCLOCKED_STS */
- #define ARIZONA_ISRC1_OVERCLOCKED_STS_WIDTH 1 /* ISRC1_OVERCLOCKED_STS */
- /*
- * R3366 (0xD26) - Interrupt Raw Status 8
- */
- #define ARIZONA_AIF3_UNDERCLOCKED_STS 0x0400 /* AIF3_UNDERCLOCKED_STS */
- #define ARIZONA_AIF3_UNDERCLOCKED_STS_MASK 0x0400 /* AIF3_UNDERCLOCKED_STS */
- #define ARIZONA_AIF3_UNDERCLOCKED_STS_SHIFT 10 /* AIF3_UNDERCLOCKED_STS */
- #define ARIZONA_AIF3_UNDERCLOCKED_STS_WIDTH 1 /* AIF3_UNDERCLOCKED_STS */
- #define ARIZONA_AIF2_UNDERCLOCKED_STS 0x0200 /* AIF2_UNDERCLOCKED_STS */
- #define ARIZONA_AIF2_UNDERCLOCKED_STS_MASK 0x0200 /* AIF2_UNDERCLOCKED_STS */
- #define ARIZONA_AIF2_UNDERCLOCKED_STS_SHIFT 9 /* AIF2_UNDERCLOCKED_STS */
- #define ARIZONA_AIF2_UNDERCLOCKED_STS_WIDTH 1 /* AIF2_UNDERCLOCKED_STS */
- #define ARIZONA_AIF1_UNDERCLOCKED_STS 0x0100 /* AIF1_UNDERCLOCKED_STS */
- #define ARIZONA_AIF1_UNDERCLOCKED_STS_MASK 0x0100 /* AIF1_UNDERCLOCKED_STS */
- #define ARIZONA_AIF1_UNDERCLOCKED_STS_SHIFT 8 /* AIF1_UNDERCLOCKED_STS */
- #define ARIZONA_AIF1_UNDERCLOCKED_STS_WIDTH 1 /* AIF1_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC2_UNDERCLOCKED_STS 0x0040 /* ISRC2_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC2_UNDERCLOCKED_STS_MASK 0x0040 /* ISRC2_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC2_UNDERCLOCKED_STS_SHIFT 6 /* ISRC2_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC2_UNDERCLOCKED_STS_WIDTH 1 /* ISRC2_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC1_UNDERCLOCKED_STS 0x0020 /* ISRC1_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC1_UNDERCLOCKED_STS_MASK 0x0020 /* ISRC1_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC1_UNDERCLOCKED_STS_SHIFT 5 /* ISRC1_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC1_UNDERCLOCKED_STS_WIDTH 1 /* ISRC1_UNDERCLOCKED_STS */
- #define ARIZONA_FX_UNDERCLOCKED_STS 0x0010 /* FX_UNDERCLOCKED_STS */
- #define ARIZONA_FX_UNDERCLOCKED_STS_MASK 0x0010 /* FX_UNDERCLOCKED_STS */
- #define ARIZONA_FX_UNDERCLOCKED_STS_SHIFT 4 /* FX_UNDERCLOCKED_STS */
- #define ARIZONA_FX_UNDERCLOCKED_STS_WIDTH 1 /* FX_UNDERCLOCKED_STS */
- #define ARIZONA_ASRC_UNDERCLOCKED_STS 0x0008 /* ASRC_UNDERCLOCKED_STS */
- #define ARIZONA_ASRC_UNDERCLOCKED_STS_MASK 0x0008 /* ASRC_UNDERCLOCKED_STS */
- #define ARIZONA_ASRC_UNDERCLOCKED_STS_SHIFT 3 /* ASRC_UNDERCLOCKED_STS */
- #define ARIZONA_ASRC_UNDERCLOCKED_STS_WIDTH 1 /* ASRC_UNDERCLOCKED_STS */
- #define ARIZONA_DAC_UNDERCLOCKED_STS 0x0004 /* DAC_UNDERCLOCKED_STS */
- #define ARIZONA_DAC_UNDERCLOCKED_STS_MASK 0x0004 /* DAC_UNDERCLOCKED_STS */
- #define ARIZONA_DAC_UNDERCLOCKED_STS_SHIFT 2 /* DAC_UNDERCLOCKED_STS */
- #define ARIZONA_DAC_UNDERCLOCKED_STS_WIDTH 1 /* DAC_UNDERCLOCKED_STS */
- #define ARIZONA_ADC_UNDERCLOCKED_STS 0x0002 /* ADC_UNDERCLOCKED_STS */
- #define ARIZONA_ADC_UNDERCLOCKED_STS_MASK 0x0002 /* ADC_UNDERCLOCKED_STS */
- #define ARIZONA_ADC_UNDERCLOCKED_STS_SHIFT 1 /* ADC_UNDERCLOCKED_STS */
- #define ARIZONA_ADC_UNDERCLOCKED_STS_WIDTH 1 /* ADC_UNDERCLOCKED_STS */
- #define ARIZONA_MIXER_UNDERCLOCKED_STS 0x0001 /* MIXER_UNDERCLOCKED_STS */
- #define ARIZONA_MIXER_UNDERCLOCKED_STS_MASK 0x0001 /* MIXER_UNDERCLOCKED_STS */
- #define ARIZONA_MIXER_UNDERCLOCKED_STS_SHIFT 0 /* MIXER_UNDERCLOCKED_STS */
- #define ARIZONA_MIXER_UNDERCLOCKED_STS_WIDTH 1 /* MIXER_UNDERCLOCKED_STS */
- /*
- * R3392 (0xD40) - IRQ Pin Status
- */
- #define ARIZONA_IRQ2_STS 0x0002 /* IRQ2_STS */
- #define ARIZONA_IRQ2_STS_MASK 0x0002 /* IRQ2_STS */
- #define ARIZONA_IRQ2_STS_SHIFT 1 /* IRQ2_STS */
- #define ARIZONA_IRQ2_STS_WIDTH 1 /* IRQ2_STS */
- #define ARIZONA_IRQ1_STS 0x0001 /* IRQ1_STS */
- #define ARIZONA_IRQ1_STS_MASK 0x0001 /* IRQ1_STS */
- #define ARIZONA_IRQ1_STS_SHIFT 0 /* IRQ1_STS */
- #define ARIZONA_IRQ1_STS_WIDTH 1 /* IRQ1_STS */
- /*
- * R3393 (0xD41) - ADSP2 IRQ0
- */
- #define ARIZONA_DSP_IRQ2 0x0002 /* DSP_IRQ2 */
- #define ARIZONA_DSP_IRQ2_MASK 0x0002 /* DSP_IRQ2 */
- #define ARIZONA_DSP_IRQ2_SHIFT 1 /* DSP_IRQ2 */
- #define ARIZONA_DSP_IRQ2_WIDTH 1 /* DSP_IRQ2 */
- #define ARIZONA_DSP_IRQ1 0x0001 /* DSP_IRQ1 */
- #define ARIZONA_DSP_IRQ1_MASK 0x0001 /* DSP_IRQ1 */
- #define ARIZONA_DSP_IRQ1_SHIFT 0 /* DSP_IRQ1 */
- #define ARIZONA_DSP_IRQ1_WIDTH 1 /* DSP_IRQ1 */
- /*
- * R3408 (0xD50) - AOD wkup and trig
- */
- #define ARIZONA_MICD_CLAMP_FALL_TRIG_STS 0x0080 /* MICD_CLAMP_FALL_TRIG_STS */
- #define ARIZONA_MICD_CLAMP_FALL_TRIG_STS_MASK 0x0080 /* MICD_CLAMP_FALL_TRIG_STS */
- #define ARIZONA_MICD_CLAMP_FALL_TRIG_STS_SHIFT 7 /* MICD_CLAMP_FALL_TRIG_STS */
- #define ARIZONA_MICD_CLAMP_FALL_TRIG_STS_WIDTH 1 /* MICD_CLAMP_FALL_TRIG_STS */
- #define ARIZONA_MICD_CLAMP_RISE_TRIG_STS 0x0040 /* MICD_CLAMP_RISE_TRIG_STS */
- #define ARIZONA_MICD_CLAMP_RISE_TRIG_STS_MASK 0x0040 /* MICD_CLAMP_RISE_TRIG_STS */
- #define ARIZONA_MICD_CLAMP_RISE_TRIG_STS_SHIFT 6 /* MICD_CLAMP_RISE_TRIG_STS */
- #define ARIZONA_MICD_CLAMP_RISE_TRIG_STS_WIDTH 1 /* MICD_CLAMP_RISE_TRIG_STS */
- #define ARIZONA_GP5_FALL_TRIG_STS 0x0020 /* GP5_FALL_TRIG_STS */
- #define ARIZONA_GP5_FALL_TRIG_STS_MASK 0x0020 /* GP5_FALL_TRIG_STS */
- #define ARIZONA_GP5_FALL_TRIG_STS_SHIFT 5 /* GP5_FALL_TRIG_STS */
- #define ARIZONA_GP5_FALL_TRIG_STS_WIDTH 1 /* GP5_FALL_TRIG_STS */
- #define ARIZONA_GP5_RISE_TRIG_STS 0x0010 /* GP5_RISE_TRIG_STS */
- #define ARIZONA_GP5_RISE_TRIG_STS_MASK 0x0010 /* GP5_RISE_TRIG_STS */
- #define ARIZONA_GP5_RISE_TRIG_STS_SHIFT 4 /* GP5_RISE_TRIG_STS */
- #define ARIZONA_GP5_RISE_TRIG_STS_WIDTH 1 /* GP5_RISE_TRIG_STS */
- #define ARIZONA_JD1_FALL_TRIG_STS 0x0008 /* JD1_FALL_TRIG_STS */
- #define ARIZONA_JD1_FALL_TRIG_STS_MASK 0x0008 /* JD1_FALL_TRIG_STS */
- #define ARIZONA_JD1_FALL_TRIG_STS_SHIFT 3 /* JD1_FALL_TRIG_STS */
- #define ARIZONA_JD1_FALL_TRIG_STS_WIDTH 1 /* JD1_FALL_TRIG_STS */
- #define ARIZONA_JD1_RISE_TRIG_STS 0x0004 /* JD1_RISE_TRIG_STS */
- #define ARIZONA_JD1_RISE_TRIG_STS_MASK 0x0004 /* JD1_RISE_TRIG_STS */
- #define ARIZONA_JD1_RISE_TRIG_STS_SHIFT 2 /* JD1_RISE_TRIG_STS */
- #define ARIZONA_JD1_RISE_TRIG_STS_WIDTH 1 /* JD1_RISE_TRIG_STS */
- #define ARIZONA_JD2_FALL_TRIG_STS 0x0002 /* JD2_FALL_TRIG_STS */
- #define ARIZONA_JD2_FALL_TRIG_STS_MASK 0x0002 /* JD2_FALL_TRIG_STS */
- #define ARIZONA_JD2_FALL_TRIG_STS_SHIFT 1 /* JD2_FALL_TRIG_STS */
- #define ARIZONA_JD2_FALL_TRIG_STS_WIDTH 1 /* JD2_FALL_TRIG_STS */
- #define ARIZONA_JD2_RISE_TRIG_STS 0x0001 /* JD2_RISE_TRIG_STS */
- #define ARIZONA_JD2_RISE_TRIG_STS_MASK 0x0001 /* JD2_RISE_TRIG_STS */
- #define ARIZONA_JD2_RISE_TRIG_STS_SHIFT 0 /* JD2_RISE_TRIG_STS */
- #define ARIZONA_JD2_RISE_TRIG_STS_WIDTH 1 /* JD2_RISE_TRIG_STS */
- /*
- * R3409 (0xD51) - AOD IRQ1
- */
- #define ARIZONA_MICD_CLAMP_FALL_EINT1 0x0080 /* MICD_CLAMP_FALL_EINT1 */
- #define ARIZONA_MICD_CLAMP_FALL_EINT1_MASK 0x0080 /* MICD_CLAMP_FALL_EINT1 */
- #define ARIZONA_MICD_CLAMP_FALL_EINT1_SHIFT 7 /* MICD_CLAMP_FALL_EINT1 */
- #define ARIZONA_MICD_CLAMP_RISE_EINT1 0x0040 /* MICD_CLAMP_RISE_EINT1 */
- #define ARIZONA_MICD_CLAMP_RISE_EINT1_MASK 0x0040 /* MICD_CLAMP_RISE_EINT1 */
- #define ARIZONA_MICD_CLAMP_RISE_EINT1_SHIFT 6 /* MICD_CLAMP_RISE_EINT1 */
- #define ARIZONA_GP5_FALL_EINT1 0x0020 /* GP5_FALL_EINT1 */
- #define ARIZONA_GP5_FALL_EINT1_MASK 0x0020 /* GP5_FALL_EINT1 */
- #define ARIZONA_GP5_FALL_EINT1_SHIFT 5 /* GP5_FALL_EINT1 */
- #define ARIZONA_GP5_FALL_EINT1_WIDTH 1 /* GP5_FALL_EINT1 */
- #define ARIZONA_GP5_RISE_EINT1 0x0010 /* GP5_RISE_EINT1 */
- #define ARIZONA_GP5_RISE_EINT1_MASK 0x0010 /* GP5_RISE_EINT1 */
- #define ARIZONA_GP5_RISE_EINT1_SHIFT 4 /* GP5_RISE_EINT1 */
- #define ARIZONA_GP5_RISE_EINT1_WIDTH 1 /* GP5_RISE_EINT1 */
- #define ARIZONA_JD1_FALL_EINT1 0x0008 /* JD1_FALL_EINT1 */
- #define ARIZONA_JD1_FALL_EINT1_MASK 0x0008 /* JD1_FALL_EINT1 */
- #define ARIZONA_JD1_FALL_EINT1_SHIFT 3 /* JD1_FALL_EINT1 */
- #define ARIZONA_JD1_FALL_EINT1_WIDTH 1 /* JD1_FALL_EINT1 */
- #define ARIZONA_JD1_RISE_EINT1 0x0004 /* JD1_RISE_EINT1 */
- #define ARIZONA_JD1_RISE_EINT1_MASK 0x0004 /* JD1_RISE_EINT1 */
- #define ARIZONA_JD1_RISE_EINT1_SHIFT 2 /* JD1_RISE_EINT1 */
- #define ARIZONA_JD1_RISE_EINT1_WIDTH 1 /* JD1_RISE_EINT1 */
- #define ARIZONA_JD2_FALL_EINT1 0x0002 /* JD2_FALL_EINT1 */
- #define ARIZONA_JD2_FALL_EINT1_MASK 0x0002 /* JD2_FALL_EINT1 */
- #define ARIZONA_JD2_FALL_EINT1_SHIFT 1 /* JD2_FALL_EINT1 */
- #define ARIZONA_JD2_FALL_EINT1_WIDTH 1 /* JD2_FALL_EINT1 */
- #define ARIZONA_JD2_RISE_EINT1 0x0001 /* JD2_RISE_EINT1 */
- #define ARIZONA_JD2_RISE_EINT1_MASK 0x0001 /* JD2_RISE_EINT1 */
- #define ARIZONA_JD2_RISE_EINT1_SHIFT 0 /* JD2_RISE_EINT1 */
- #define ARIZONA_JD2_RISE_EINT1_WIDTH 1 /* JD2_RISE_EINT1 */
- /*
- * R3410 (0xD52) - AOD IRQ2
- */
- #define ARIZONA_MICD_CLAMP_FALL_EINT2 0x0080 /* MICD_CLAMP_FALL_EINT2 */
- #define ARIZONA_MICD_CLAMP_FALL_EINT2_MASK 0x0080 /* MICD_CLAMP_FALL_EINT2 */
- #define ARIZONA_MICD_CLAMP_FALL_EINT2_SHIFT 7 /* MICD_CLAMP_FALL_EINT2 */
- #define ARIZONA_MICD_CLAMP_RISE_EINT2 0x0040 /* MICD_CLAMP_RISE_EINT2 */
- #define ARIZONA_MICD_CLAMP_RISE_EINT2_MASK 0x0040 /* MICD_CLAMP_RISE_EINT2 */
- #define ARIZONA_MICD_CLAMP_RISE_EINT2_SHIFT 6 /* MICD_CLAMP_RISE_EINT2 */
- #define ARIZONA_GP5_FALL_EINT2 0x0020 /* GP5_FALL_EINT2 */
- #define ARIZONA_GP5_FALL_EINT2_MASK 0x0020 /* GP5_FALL_EINT2 */
- #define ARIZONA_GP5_FALL_EINT2_SHIFT 5 /* GP5_FALL_EINT2 */
- #define ARIZONA_GP5_FALL_EINT2_WIDTH 1 /* GP5_FALL_EINT2 */
- #define ARIZONA_GP5_RISE_EINT2 0x0010 /* GP5_RISE_EINT2 */
- #define ARIZONA_GP5_RISE_EINT2_MASK 0x0010 /* GP5_RISE_EINT2 */
- #define ARIZONA_GP5_RISE_EINT2_SHIFT 4 /* GP5_RISE_EINT2 */
- #define ARIZONA_GP5_RISE_EINT2_WIDTH 1 /* GP5_RISE_EINT2 */
- #define ARIZONA_JD1_FALL_EINT2 0x0008 /* JD1_FALL_EINT2 */
- #define ARIZONA_JD1_FALL_EINT2_MASK 0x0008 /* JD1_FALL_EINT2 */
- #define ARIZONA_JD1_FALL_EINT2_SHIFT 3 /* JD1_FALL_EINT2 */
- #define ARIZONA_JD1_FALL_EINT2_WIDTH 1 /* JD1_FALL_EINT2 */
- #define ARIZONA_JD1_RISE_EINT2 0x0004 /* JD1_RISE_EINT2 */
- #define ARIZONA_JD1_RISE_EINT2_MASK 0x0004 /* JD1_RISE_EINT2 */
- #define ARIZONA_JD1_RISE_EINT2_SHIFT 2 /* JD1_RISE_EINT2 */
- #define ARIZONA_JD1_RISE_EINT2_WIDTH 1 /* JD1_RISE_EINT2 */
- #define ARIZONA_JD2_FALL_EINT2 0x0002 /* JD2_FALL_EINT2 */
- #define ARIZONA_JD2_FALL_EINT2_MASK 0x0002 /* JD2_FALL_EINT2 */
- #define ARIZONA_JD2_FALL_EINT2_SHIFT 1 /* JD2_FALL_EINT2 */
- #define ARIZONA_JD2_FALL_EINT2_WIDTH 1 /* JD2_FALL_EINT2 */
- #define ARIZONA_JD2_RISE_EINT2 0x0001 /* JD2_RISE_EINT2 */
- #define ARIZONA_JD2_RISE_EINT2_MASK 0x0001 /* JD2_RISE_EINT2 */
- #define ARIZONA_JD2_RISE_EINT2_SHIFT 0 /* JD2_RISE_EINT2 */
- #define ARIZONA_JD2_RISE_EINT2_WIDTH 1 /* JD2_RISE_EINT2 */
- /*
- * R3411 (0xD53) - AOD IRQ Mask IRQ1
- */
- #define ARIZONA_IM_GP5_FALL_EINT1 0x0020 /* IM_GP5_FALL_EINT1 */
- #define ARIZONA_IM_GP5_FALL_EINT1_MASK 0x0020 /* IM_GP5_FALL_EINT1 */
- #define ARIZONA_IM_GP5_FALL_EINT1_SHIFT 5 /* IM_GP5_FALL_EINT1 */
- #define ARIZONA_IM_GP5_FALL_EINT1_WIDTH 1 /* IM_GP5_FALL_EINT1 */
- #define ARIZONA_IM_GP5_RISE_EINT1 0x0010 /* IM_GP5_RISE_EINT1 */
- #define ARIZONA_IM_GP5_RISE_EINT1_MASK 0x0010 /* IM_GP5_RISE_EINT1 */
- #define ARIZONA_IM_GP5_RISE_EINT1_SHIFT 4 /* IM_GP5_RISE_EINT1 */
- #define ARIZONA_IM_GP5_RISE_EINT1_WIDTH 1 /* IM_GP5_RISE_EINT1 */
- #define ARIZONA_IM_JD1_FALL_EINT1 0x0008 /* IM_JD1_FALL_EINT1 */
- #define ARIZONA_IM_JD1_FALL_EINT1_MASK 0x0008 /* IM_JD1_FALL_EINT1 */
- #define ARIZONA_IM_JD1_FALL_EINT1_SHIFT 3 /* IM_JD1_FALL_EINT1 */
- #define ARIZONA_IM_JD1_FALL_EINT1_WIDTH 1 /* IM_JD1_FALL_EINT1 */
- #define ARIZONA_IM_JD1_RISE_EINT1 0x0004 /* IM_JD1_RISE_EINT1 */
- #define ARIZONA_IM_JD1_RISE_EINT1_MASK 0x0004 /* IM_JD1_RISE_EINT1 */
- #define ARIZONA_IM_JD1_RISE_EINT1_SHIFT 2 /* IM_JD1_RISE_EINT1 */
- #define ARIZONA_IM_JD1_RISE_EINT1_WIDTH 1 /* IM_JD1_RISE_EINT1 */
- #define ARIZONA_IM_JD2_FALL_EINT1 0x0002 /* IM_JD2_FALL_EINT1 */
- #define ARIZONA_IM_JD2_FALL_EINT1_MASK 0x0002 /* IM_JD2_FALL_EINT1 */
- #define ARIZONA_IM_JD2_FALL_EINT1_SHIFT 1 /* IM_JD2_FALL_EINT1 */
- #define ARIZONA_IM_JD2_FALL_EINT1_WIDTH 1 /* IM_JD2_FALL_EINT1 */
- #define ARIZONA_IM_JD2_RISE_EINT1 0x0001 /* IM_JD2_RISE_EINT1 */
- #define ARIZONA_IM_JD2_RISE_EINT1_MASK 0x0001 /* IM_JD2_RISE_EINT1 */
- #define ARIZONA_IM_JD2_RISE_EINT1_SHIFT 0 /* IM_JD2_RISE_EINT1 */
- #define ARIZONA_IM_JD2_RISE_EINT1_WIDTH 1 /* IM_JD2_RISE_EINT1 */
- /*
- * R3412 (0xD54) - AOD IRQ Mask IRQ2
- */
- #define ARIZONA_IM_GP5_FALL_EINT2 0x0020 /* IM_GP5_FALL_EINT2 */
- #define ARIZONA_IM_GP5_FALL_EINT2_MASK 0x0020 /* IM_GP5_FALL_EINT2 */
- #define ARIZONA_IM_GP5_FALL_EINT2_SHIFT 5 /* IM_GP5_FALL_EINT2 */
- #define ARIZONA_IM_GP5_FALL_EINT2_WIDTH 1 /* IM_GP5_FALL_EINT2 */
- #define ARIZONA_IM_GP5_RISE_EINT2 0x0010 /* IM_GP5_RISE_EINT2 */
- #define ARIZONA_IM_GP5_RISE_EINT2_MASK 0x0010 /* IM_GP5_RISE_EINT2 */
- #define ARIZONA_IM_GP5_RISE_EINT2_SHIFT 4 /* IM_GP5_RISE_EINT2 */
- #define ARIZONA_IM_GP5_RISE_EINT2_WIDTH 1 /* IM_GP5_RISE_EINT2 */
- #define ARIZONA_IM_JD1_FALL_EINT2 0x0008 /* IM_JD1_FALL_EINT2 */
- #define ARIZONA_IM_JD1_FALL_EINT2_MASK 0x0008 /* IM_JD1_FALL_EINT2 */
- #define ARIZONA_IM_JD1_FALL_EINT2_SHIFT 3 /* IM_JD1_FALL_EINT2 */
- #define ARIZONA_IM_JD1_FALL_EINT2_WIDTH 1 /* IM_JD1_FALL_EINT2 */
- #define ARIZONA_IM_JD1_RISE_EINT2 0x0004 /* IM_JD1_RISE_EINT2 */
- #define ARIZONA_IM_JD1_RISE_EINT2_MASK 0x0004 /* IM_JD1_RISE_EINT2 */
- #define ARIZONA_IM_JD1_RISE_EINT2_SHIFT 2 /* IM_JD1_RISE_EINT2 */
- #define ARIZONA_IM_JD1_RISE_EINT2_WIDTH 1 /* IM_JD1_RISE_EINT2 */
- #define ARIZONA_IM_JD2_FALL_EINT2 0x0002 /* IM_JD2_FALL_EINT2 */
- #define ARIZONA_IM_JD2_FALL_EINT2_MASK 0x0002 /* IM_JD2_FALL_EINT2 */
- #define ARIZONA_IM_JD2_FALL_EINT2_SHIFT 1 /* IM_JD2_FALL_EINT2 */
- #define ARIZONA_IM_JD2_FALL_EINT2_WIDTH 1 /* IM_JD2_FALL_EINT2 */
- #define ARIZONA_IM_JD2_RISE_EINT2 0x0001 /* IM_JD2_RISE_EINT2 */
- #define ARIZONA_IM_JD2_RISE_EINT2_MASK 0x0001 /* IM_JD2_RISE_EINT2 */
- #define ARIZONA_IM_JD2_RISE_EINT2_SHIFT 0 /* IM_JD2_RISE_EINT2 */
- #define ARIZONA_IM_JD2_RISE_EINT2_WIDTH 1 /* IM_JD2_RISE_EINT2 */
- /*
- * R3413 (0xD55) - AOD IRQ Raw Status
- */
- #define ARIZONA_MICD_CLAMP_STS 0x0008 /* MICD_CLAMP_STS */
- #define ARIZONA_MICD_CLAMP_STS_MASK 0x0008 /* MICD_CLAMP_STS */
- #define ARIZONA_MICD_CLAMP_STS_SHIFT 3 /* MICD_CLAMP_STS */
- #define ARIZONA_MICD_CLAMP_STS_WIDTH 1 /* MICD_CLAMP_STS */
- #define ARIZONA_GP5_STS 0x0004 /* GP5_STS */
- #define ARIZONA_GP5_STS_MASK 0x0004 /* GP5_STS */
- #define ARIZONA_GP5_STS_SHIFT 2 /* GP5_STS */
- #define ARIZONA_GP5_STS_WIDTH 1 /* GP5_STS */
- #define ARIZONA_JD2_STS 0x0002 /* JD2_STS */
- #define ARIZONA_JD2_STS_MASK 0x0002 /* JD2_STS */
- #define ARIZONA_JD2_STS_SHIFT 1 /* JD2_STS */
- #define ARIZONA_JD2_STS_WIDTH 1 /* JD2_STS */
- #define ARIZONA_JD1_STS 0x0001 /* JD1_STS */
- #define ARIZONA_JD1_STS_MASK 0x0001 /* JD1_STS */
- #define ARIZONA_JD1_STS_SHIFT 0 /* JD1_STS */
- #define ARIZONA_JD1_STS_WIDTH 1 /* JD1_STS */
- /*
- * R3414 (0xD56) - Jack detect debounce
- */
- #define ARIZONA_MICD_CLAMP_DB 0x0008 /* MICD_CLAMP_DB */
- #define ARIZONA_MICD_CLAMP_DB_MASK 0x0008 /* MICD_CLAMP_DB */
- #define ARIZONA_MICD_CLAMP_DB_SHIFT 3 /* MICD_CLAMP_DB */
- #define ARIZONA_MICD_CLAMP_DB_WIDTH 1 /* MICD_CLAMP_DB */
- #define ARIZONA_JD2_DB 0x0002 /* JD2_DB */
- #define ARIZONA_JD2_DB_MASK 0x0002 /* JD2_DB */
- #define ARIZONA_JD2_DB_SHIFT 1 /* JD2_DB */
- #define ARIZONA_JD2_DB_WIDTH 1 /* JD2_DB */
- #define ARIZONA_JD1_DB 0x0001 /* JD1_DB */
- #define ARIZONA_JD1_DB_MASK 0x0001 /* JD1_DB */
- #define ARIZONA_JD1_DB_SHIFT 0 /* JD1_DB */
- #define ARIZONA_JD1_DB_WIDTH 1 /* JD1_DB */
- /*
- * R3584 (0xE00) - FX_Ctrl1
- */
- #define ARIZONA_FX_RATE_MASK 0x7800 /* FX_RATE - [14:11] */
- #define ARIZONA_FX_RATE_SHIFT 11 /* FX_RATE - [14:11] */
- #define ARIZONA_FX_RATE_WIDTH 4 /* FX_RATE - [14:11] */
- /*
- * R3585 (0xE01) - FX_Ctrl2
- */
- #define ARIZONA_FX_STS_MASK 0xFFF0 /* FX_STS - [15:4] */
- #define ARIZONA_FX_STS_SHIFT 4 /* FX_STS - [15:4] */
- #define ARIZONA_FX_STS_WIDTH 12 /* FX_STS - [15:4] */
- /*
- * R3600 (0xE10) - EQ1_1
- */
- #define ARIZONA_EQ1_B1_GAIN_MASK 0xF800 /* EQ1_B1_GAIN - [15:11] */
- #define ARIZONA_EQ1_B1_GAIN_SHIFT 11 /* EQ1_B1_GAIN - [15:11] */
- #define ARIZONA_EQ1_B1_GAIN_WIDTH 5 /* EQ1_B1_GAIN - [15:11] */
- #define ARIZONA_EQ1_B2_GAIN_MASK 0x07C0 /* EQ1_B2_GAIN - [10:6] */
- #define ARIZONA_EQ1_B2_GAIN_SHIFT 6 /* EQ1_B2_GAIN - [10:6] */
- #define ARIZONA_EQ1_B2_GAIN_WIDTH 5 /* EQ1_B2_GAIN - [10:6] */
- #define ARIZONA_EQ1_B3_GAIN_MASK 0x003E /* EQ1_B3_GAIN - [5:1] */
- #define ARIZONA_EQ1_B3_GAIN_SHIFT 1 /* EQ1_B3_GAIN - [5:1] */
- #define ARIZONA_EQ1_B3_GAIN_WIDTH 5 /* EQ1_B3_GAIN - [5:1] */
- #define ARIZONA_EQ1_ENA 0x0001 /* EQ1_ENA */
- #define ARIZONA_EQ1_ENA_MASK 0x0001 /* EQ1_ENA */
- #define ARIZONA_EQ1_ENA_SHIFT 0 /* EQ1_ENA */
- #define ARIZONA_EQ1_ENA_WIDTH 1 /* EQ1_ENA */
- /*
- * R3601 (0xE11) - EQ1_2
- */
- #define ARIZONA_EQ1_B4_GAIN_MASK 0xF800 /* EQ1_B4_GAIN - [15:11] */
- #define ARIZONA_EQ1_B4_GAIN_SHIFT 11 /* EQ1_B4_GAIN - [15:11] */
- #define ARIZONA_EQ1_B4_GAIN_WIDTH 5 /* EQ1_B4_GAIN - [15:11] */
- #define ARIZONA_EQ1_B5_GAIN_MASK 0x07C0 /* EQ1_B5_GAIN - [10:6] */
- #define ARIZONA_EQ1_B5_GAIN_SHIFT 6 /* EQ1_B5_GAIN - [10:6] */
- #define ARIZONA_EQ1_B5_GAIN_WIDTH 5 /* EQ1_B5_GAIN - [10:6] */
- #define ARIZONA_EQ1_B1_MODE 0x0001 /* EQ1_B1_MODE */
- #define ARIZONA_EQ1_B1_MODE_MASK 0x0001 /* EQ1_B1_MODE */
- #define ARIZONA_EQ1_B1_MODE_SHIFT 0 /* EQ1_B1_MODE */
- #define ARIZONA_EQ1_B1_MODE_WIDTH 1 /* EQ1_B1_MODE */
- /*
- * R3602 (0xE12) - EQ1_3
- */
- #define ARIZONA_EQ1_B1_A_MASK 0xFFFF /* EQ1_B1_A - [15:0] */
- #define ARIZONA_EQ1_B1_A_SHIFT 0 /* EQ1_B1_A - [15:0] */
- #define ARIZONA_EQ1_B1_A_WIDTH 16 /* EQ1_B1_A - [15:0] */
- /*
- * R3603 (0xE13) - EQ1_4
- */
- #define ARIZONA_EQ1_B1_B_MASK 0xFFFF /* EQ1_B1_B - [15:0] */
- #define ARIZONA_EQ1_B1_B_SHIFT 0 /* EQ1_B1_B - [15:0] */
- #define ARIZONA_EQ1_B1_B_WIDTH 16 /* EQ1_B1_B - [15:0] */
- /*
- * R3604 (0xE14) - EQ1_5
- */
- #define ARIZONA_EQ1_B1_PG_MASK 0xFFFF /* EQ1_B1_PG - [15:0] */
- #define ARIZONA_EQ1_B1_PG_SHIFT 0 /* EQ1_B1_PG - [15:0] */
- #define ARIZONA_EQ1_B1_PG_WIDTH 16 /* EQ1_B1_PG - [15:0] */
- /*
- * R3605 (0xE15) - EQ1_6
- */
- #define ARIZONA_EQ1_B2_A_MASK 0xFFFF /* EQ1_B2_A - [15:0] */
- #define ARIZONA_EQ1_B2_A_SHIFT 0 /* EQ1_B2_A - [15:0] */
- #define ARIZONA_EQ1_B2_A_WIDTH 16 /* EQ1_B2_A - [15:0] */
- /*
- * R3606 (0xE16) - EQ1_7
- */
- #define ARIZONA_EQ1_B2_B_MASK 0xFFFF /* EQ1_B2_B - [15:0] */
- #define ARIZONA_EQ1_B2_B_SHIFT 0 /* EQ1_B2_B - [15:0] */
- #define ARIZONA_EQ1_B2_B_WIDTH 16 /* EQ1_B2_B - [15:0] */
- /*
- * R3607 (0xE17) - EQ1_8
- */
- #define ARIZONA_EQ1_B2_C_MASK 0xFFFF /* EQ1_B2_C - [15:0] */
- #define ARIZONA_EQ1_B2_C_SHIFT 0 /* EQ1_B2_C - [15:0] */
- #define ARIZONA_EQ1_B2_C_WIDTH 16 /* EQ1_B2_C - [15:0] */
- /*
- * R3608 (0xE18) - EQ1_9
- */
- #define ARIZONA_EQ1_B2_PG_MASK 0xFFFF /* EQ1_B2_PG - [15:0] */
- #define ARIZONA_EQ1_B2_PG_SHIFT 0 /* EQ1_B2_PG - [15:0] */
- #define ARIZONA_EQ1_B2_PG_WIDTH 16 /* EQ1_B2_PG - [15:0] */
- /*
- * R3609 (0xE19) - EQ1_10
- */
- #define ARIZONA_EQ1_B3_A_MASK 0xFFFF /* EQ1_B3_A - [15:0] */
- #define ARIZONA_EQ1_B3_A_SHIFT 0 /* EQ1_B3_A - [15:0] */
- #define ARIZONA_EQ1_B3_A_WIDTH 16 /* EQ1_B3_A - [15:0] */
- /*
- * R3610 (0xE1A) - EQ1_11
- */
- #define ARIZONA_EQ1_B3_B_MASK 0xFFFF /* EQ1_B3_B - [15:0] */
- #define ARIZONA_EQ1_B3_B_SHIFT 0 /* EQ1_B3_B - [15:0] */
- #define ARIZONA_EQ1_B3_B_WIDTH 16 /* EQ1_B3_B - [15:0] */
- /*
- * R3611 (0xE1B) - EQ1_12
- */
- #define ARIZONA_EQ1_B3_C_MASK 0xFFFF /* EQ1_B3_C - [15:0] */
- #define ARIZONA_EQ1_B3_C_SHIFT 0 /* EQ1_B3_C - [15:0] */
- #define ARIZONA_EQ1_B3_C_WIDTH 16 /* EQ1_B3_C - [15:0] */
- /*
- * R3612 (0xE1C) - EQ1_13
- */
- #define ARIZONA_EQ1_B3_PG_MASK 0xFFFF /* EQ1_B3_PG - [15:0] */
- #define ARIZONA_EQ1_B3_PG_SHIFT 0 /* EQ1_B3_PG - [15:0] */
- #define ARIZONA_EQ1_B3_PG_WIDTH 16 /* EQ1_B3_PG - [15:0] */
- /*
- * R3613 (0xE1D) - EQ1_14
- */
- #define ARIZONA_EQ1_B4_A_MASK 0xFFFF /* EQ1_B4_A - [15:0] */
- #define ARIZONA_EQ1_B4_A_SHIFT 0 /* EQ1_B4_A - [15:0] */
- #define ARIZONA_EQ1_B4_A_WIDTH 16 /* EQ1_B4_A - [15:0] */
- /*
- * R3614 (0xE1E) - EQ1_15
- */
- #define ARIZONA_EQ1_B4_B_MASK 0xFFFF /* EQ1_B4_B - [15:0] */
- #define ARIZONA_EQ1_B4_B_SHIFT 0 /* EQ1_B4_B - [15:0] */
- #define ARIZONA_EQ1_B4_B_WIDTH 16 /* EQ1_B4_B - [15:0] */
- /*
- * R3615 (0xE1F) - EQ1_16
- */
- #define ARIZONA_EQ1_B4_C_MASK 0xFFFF /* EQ1_B4_C - [15:0] */
- #define ARIZONA_EQ1_B4_C_SHIFT 0 /* EQ1_B4_C - [15:0] */
- #define ARIZONA_EQ1_B4_C_WIDTH 16 /* EQ1_B4_C - [15:0] */
- /*
- * R3616 (0xE20) - EQ1_17
- */
- #define ARIZONA_EQ1_B4_PG_MASK 0xFFFF /* EQ1_B4_PG - [15:0] */
- #define ARIZONA_EQ1_B4_PG_SHIFT 0 /* EQ1_B4_PG - [15:0] */
- #define ARIZONA_EQ1_B4_PG_WIDTH 16 /* EQ1_B4_PG - [15:0] */
- /*
- * R3617 (0xE21) - EQ1_18
- */
- #define ARIZONA_EQ1_B5_A_MASK 0xFFFF /* EQ1_B5_A - [15:0] */
- #define ARIZONA_EQ1_B5_A_SHIFT 0 /* EQ1_B5_A - [15:0] */
- #define ARIZONA_EQ1_B5_A_WIDTH 16 /* EQ1_B5_A - [15:0] */
- /*
- * R3618 (0xE22) - EQ1_19
- */
- #define ARIZONA_EQ1_B5_B_MASK 0xFFFF /* EQ1_B5_B - [15:0] */
- #define ARIZONA_EQ1_B5_B_SHIFT 0 /* EQ1_B5_B - [15:0] */
- #define ARIZONA_EQ1_B5_B_WIDTH 16 /* EQ1_B5_B - [15:0] */
- /*
- * R3619 (0xE23) - EQ1_20
- */
- #define ARIZONA_EQ1_B5_PG_MASK 0xFFFF /* EQ1_B5_PG - [15:0] */
- #define ARIZONA_EQ1_B5_PG_SHIFT 0 /* EQ1_B5_PG - [15:0] */
- #define ARIZONA_EQ1_B5_PG_WIDTH 16 /* EQ1_B5_PG - [15:0] */
- /*
- * R3620 (0xE24) - EQ1_21
- */
- #define ARIZONA_EQ1_B1_C_MASK 0xFFFF /* EQ1_B1_C - [15:0] */
- #define ARIZONA_EQ1_B1_C_SHIFT 0 /* EQ1_B1_C - [15:0] */
- #define ARIZONA_EQ1_B1_C_WIDTH 16 /* EQ1_B1_C - [15:0] */
- /*
- * R3622 (0xE26) - EQ2_1
- */
- #define ARIZONA_EQ2_B1_GAIN_MASK 0xF800 /* EQ2_B1_GAIN - [15:11] */
- #define ARIZONA_EQ2_B1_GAIN_SHIFT 11 /* EQ2_B1_GAIN - [15:11] */
- #define ARIZONA_EQ2_B1_GAIN_WIDTH 5 /* EQ2_B1_GAIN - [15:11] */
- #define ARIZONA_EQ2_B2_GAIN_MASK 0x07C0 /* EQ2_B2_GAIN - [10:6] */
- #define ARIZONA_EQ2_B2_GAIN_SHIFT 6 /* EQ2_B2_GAIN - [10:6] */
- #define ARIZONA_EQ2_B2_GAIN_WIDTH 5 /* EQ2_B2_GAIN - [10:6] */
- #define ARIZONA_EQ2_B3_GAIN_MASK 0x003E /* EQ2_B3_GAIN - [5:1] */
- #define ARIZONA_EQ2_B3_GAIN_SHIFT 1 /* EQ2_B3_GAIN - [5:1] */
- #define ARIZONA_EQ2_B3_GAIN_WIDTH 5 /* EQ2_B3_GAIN - [5:1] */
- #define ARIZONA_EQ2_ENA 0x0001 /* EQ2_ENA */
- #define ARIZONA_EQ2_ENA_MASK 0x0001 /* EQ2_ENA */
- #define ARIZONA_EQ2_ENA_SHIFT 0 /* EQ2_ENA */
- #define ARIZONA_EQ2_ENA_WIDTH 1 /* EQ2_ENA */
- /*
- * R3623 (0xE27) - EQ2_2
- */
- #define ARIZONA_EQ2_B4_GAIN_MASK 0xF800 /* EQ2_B4_GAIN - [15:11] */
- #define ARIZONA_EQ2_B4_GAIN_SHIFT 11 /* EQ2_B4_GAIN - [15:11] */
- #define ARIZONA_EQ2_B4_GAIN_WIDTH 5 /* EQ2_B4_GAIN - [15:11] */
- #define ARIZONA_EQ2_B5_GAIN_MASK 0x07C0 /* EQ2_B5_GAIN - [10:6] */
- #define ARIZONA_EQ2_B5_GAIN_SHIFT 6 /* EQ2_B5_GAIN - [10:6] */
- #define ARIZONA_EQ2_B5_GAIN_WIDTH 5 /* EQ2_B5_GAIN - [10:6] */
- #define ARIZONA_EQ2_B1_MODE 0x0001 /* EQ2_B1_MODE */
- #define ARIZONA_EQ2_B1_MODE_MASK 0x0001 /* EQ2_B1_MODE */
- #define ARIZONA_EQ2_B1_MODE_SHIFT 0 /* EQ2_B1_MODE */
- #define ARIZONA_EQ2_B1_MODE_WIDTH 1 /* EQ2_B1_MODE */
- /*
- * R3624 (0xE28) - EQ2_3
- */
- #define ARIZONA_EQ2_B1_A_MASK 0xFFFF /* EQ2_B1_A - [15:0] */
- #define ARIZONA_EQ2_B1_A_SHIFT 0 /* EQ2_B1_A - [15:0] */
- #define ARIZONA_EQ2_B1_A_WIDTH 16 /* EQ2_B1_A - [15:0] */
- /*
- * R3625 (0xE29) - EQ2_4
- */
- #define ARIZONA_EQ2_B1_B_MASK 0xFFFF /* EQ2_B1_B - [15:0] */
- #define ARIZONA_EQ2_B1_B_SHIFT 0 /* EQ2_B1_B - [15:0] */
- #define ARIZONA_EQ2_B1_B_WIDTH 16 /* EQ2_B1_B - [15:0] */
- /*
- * R3626 (0xE2A) - EQ2_5
- */
- #define ARIZONA_EQ2_B1_PG_MASK 0xFFFF /* EQ2_B1_PG - [15:0] */
- #define ARIZONA_EQ2_B1_PG_SHIFT 0 /* EQ2_B1_PG - [15:0] */
- #define ARIZONA_EQ2_B1_PG_WIDTH 16 /* EQ2_B1_PG - [15:0] */
- /*
- * R3627 (0xE2B) - EQ2_6
- */
- #define ARIZONA_EQ2_B2_A_MASK 0xFFFF /* EQ2_B2_A - [15:0] */
- #define ARIZONA_EQ2_B2_A_SHIFT 0 /* EQ2_B2_A - [15:0] */
- #define ARIZONA_EQ2_B2_A_WIDTH 16 /* EQ2_B2_A - [15:0] */
- /*
- * R3628 (0xE2C) - EQ2_7
- */
- #define ARIZONA_EQ2_B2_B_MASK 0xFFFF /* EQ2_B2_B - [15:0] */
- #define ARIZONA_EQ2_B2_B_SHIFT 0 /* EQ2_B2_B - [15:0] */
- #define ARIZONA_EQ2_B2_B_WIDTH 16 /* EQ2_B2_B - [15:0] */
- /*
- * R3629 (0xE2D) - EQ2_8
- */
- #define ARIZONA_EQ2_B2_C_MASK 0xFFFF /* EQ2_B2_C - [15:0] */
- #define ARIZONA_EQ2_B2_C_SHIFT 0 /* EQ2_B2_C - [15:0] */
- #define ARIZONA_EQ2_B2_C_WIDTH 16 /* EQ2_B2_C - [15:0] */
- /*
- * R3630 (0xE2E) - EQ2_9
- */
- #define ARIZONA_EQ2_B2_PG_MASK 0xFFFF /* EQ2_B2_PG - [15:0] */
- #define ARIZONA_EQ2_B2_PG_SHIFT 0 /* EQ2_B2_PG - [15:0] */
- #define ARIZONA_EQ2_B2_PG_WIDTH 16 /* EQ2_B2_PG - [15:0] */
- /*
- * R3631 (0xE2F) - EQ2_10
- */
- #define ARIZONA_EQ2_B3_A_MASK 0xFFFF /* EQ2_B3_A - [15:0] */
- #define ARIZONA_EQ2_B3_A_SHIFT 0 /* EQ2_B3_A - [15:0] */
- #define ARIZONA_EQ2_B3_A_WIDTH 16 /* EQ2_B3_A - [15:0] */
- /*
- * R3632 (0xE30) - EQ2_11
- */
- #define ARIZONA_EQ2_B3_B_MASK 0xFFFF /* EQ2_B3_B - [15:0] */
- #define ARIZONA_EQ2_B3_B_SHIFT 0 /* EQ2_B3_B - [15:0] */
- #define ARIZONA_EQ2_B3_B_WIDTH 16 /* EQ2_B3_B - [15:0] */
- /*
- * R3633 (0xE31) - EQ2_12
- */
- #define ARIZONA_EQ2_B3_C_MASK 0xFFFF /* EQ2_B3_C - [15:0] */
- #define ARIZONA_EQ2_B3_C_SHIFT 0 /* EQ2_B3_C - [15:0] */
- #define ARIZONA_EQ2_B3_C_WIDTH 16 /* EQ2_B3_C - [15:0] */
- /*
- * R3634 (0xE32) - EQ2_13
- */
- #define ARIZONA_EQ2_B3_PG_MASK 0xFFFF /* EQ2_B3_PG - [15:0] */
- #define ARIZONA_EQ2_B3_PG_SHIFT 0 /* EQ2_B3_PG - [15:0] */
- #define ARIZONA_EQ2_B3_PG_WIDTH 16 /* EQ2_B3_PG - [15:0] */
- /*
- * R3635 (0xE33) - EQ2_14
- */
- #define ARIZONA_EQ2_B4_A_MASK 0xFFFF /* EQ2_B4_A - [15:0] */
- #define ARIZONA_EQ2_B4_A_SHIFT 0 /* EQ2_B4_A - [15:0] */
- #define ARIZONA_EQ2_B4_A_WIDTH 16 /* EQ2_B4_A - [15:0] */
- /*
- * R3636 (0xE34) - EQ2_15
- */
- #define ARIZONA_EQ2_B4_B_MASK 0xFFFF /* EQ2_B4_B - [15:0] */
- #define ARIZONA_EQ2_B4_B_SHIFT 0 /* EQ2_B4_B - [15:0] */
- #define ARIZONA_EQ2_B4_B_WIDTH 16 /* EQ2_B4_B - [15:0] */
- /*
- * R3637 (0xE35) - EQ2_16
- */
- #define ARIZONA_EQ2_B4_C_MASK 0xFFFF /* EQ2_B4_C - [15:0] */
- #define ARIZONA_EQ2_B4_C_SHIFT 0 /* EQ2_B4_C - [15:0] */
- #define ARIZONA_EQ2_B4_C_WIDTH 16 /* EQ2_B4_C - [15:0] */
- /*
- * R3638 (0xE36) - EQ2_17
- */
- #define ARIZONA_EQ2_B4_PG_MASK 0xFFFF /* EQ2_B4_PG - [15:0] */
- #define ARIZONA_EQ2_B4_PG_SHIFT 0 /* EQ2_B4_PG - [15:0] */
- #define ARIZONA_EQ2_B4_PG_WIDTH 16 /* EQ2_B4_PG - [15:0] */
- /*
- * R3639 (0xE37) - EQ2_18
- */
- #define ARIZONA_EQ2_B5_A_MASK 0xFFFF /* EQ2_B5_A - [15:0] */
- #define ARIZONA_EQ2_B5_A_SHIFT 0 /* EQ2_B5_A - [15:0] */
- #define ARIZONA_EQ2_B5_A_WIDTH 16 /* EQ2_B5_A - [15:0] */
- /*
- * R3640 (0xE38) - EQ2_19
- */
- #define ARIZONA_EQ2_B5_B_MASK 0xFFFF /* EQ2_B5_B - [15:0] */
- #define ARIZONA_EQ2_B5_B_SHIFT 0 /* EQ2_B5_B - [15:0] */
- #define ARIZONA_EQ2_B5_B_WIDTH 16 /* EQ2_B5_B - [15:0] */
- /*
- * R3641 (0xE39) - EQ2_20
- */
- #define ARIZONA_EQ2_B5_PG_MASK 0xFFFF /* EQ2_B5_PG - [15:0] */
- #define ARIZONA_EQ2_B5_PG_SHIFT 0 /* EQ2_B5_PG - [15:0] */
- #define ARIZONA_EQ2_B5_PG_WIDTH 16 /* EQ2_B5_PG - [15:0] */
- /*
- * R3642 (0xE3A) - EQ2_21
- */
- #define ARIZONA_EQ2_B1_C_MASK 0xFFFF /* EQ2_B1_C - [15:0] */
- #define ARIZONA_EQ2_B1_C_SHIFT 0 /* EQ2_B1_C - [15:0] */
- #define ARIZONA_EQ2_B1_C_WIDTH 16 /* EQ2_B1_C - [15:0] */
- /*
- * R3644 (0xE3C) - EQ3_1
- */
- #define ARIZONA_EQ3_B1_GAIN_MASK 0xF800 /* EQ3_B1_GAIN - [15:11] */
- #define ARIZONA_EQ3_B1_GAIN_SHIFT 11 /* EQ3_B1_GAIN - [15:11] */
- #define ARIZONA_EQ3_B1_GAIN_WIDTH 5 /* EQ3_B1_GAIN - [15:11] */
- #define ARIZONA_EQ3_B2_GAIN_MASK 0x07C0 /* EQ3_B2_GAIN - [10:6] */
- #define ARIZONA_EQ3_B2_GAIN_SHIFT 6 /* EQ3_B2_GAIN - [10:6] */
- #define ARIZONA_EQ3_B2_GAIN_WIDTH 5 /* EQ3_B2_GAIN - [10:6] */
- #define ARIZONA_EQ3_B3_GAIN_MASK 0x003E /* EQ3_B3_GAIN - [5:1] */
- #define ARIZONA_EQ3_B3_GAIN_SHIFT 1 /* EQ3_B3_GAIN - [5:1] */
- #define ARIZONA_EQ3_B3_GAIN_WIDTH 5 /* EQ3_B3_GAIN - [5:1] */
- #define ARIZONA_EQ3_ENA 0x0001 /* EQ3_ENA */
- #define ARIZONA_EQ3_ENA_MASK 0x0001 /* EQ3_ENA */
- #define ARIZONA_EQ3_ENA_SHIFT 0 /* EQ3_ENA */
- #define ARIZONA_EQ3_ENA_WIDTH 1 /* EQ3_ENA */
- /*
- * R3645 (0xE3D) - EQ3_2
- */
- #define ARIZONA_EQ3_B4_GAIN_MASK 0xF800 /* EQ3_B4_GAIN - [15:11] */
- #define ARIZONA_EQ3_B4_GAIN_SHIFT 11 /* EQ3_B4_GAIN - [15:11] */
- #define ARIZONA_EQ3_B4_GAIN_WIDTH 5 /* EQ3_B4_GAIN - [15:11] */
- #define ARIZONA_EQ3_B5_GAIN_MASK 0x07C0 /* EQ3_B5_GAIN - [10:6] */
- #define ARIZONA_EQ3_B5_GAIN_SHIFT 6 /* EQ3_B5_GAIN - [10:6] */
- #define ARIZONA_EQ3_B5_GAIN_WIDTH 5 /* EQ3_B5_GAIN - [10:6] */
- #define ARIZONA_EQ3_B1_MODE 0x0001 /* EQ3_B1_MODE */
- #define ARIZONA_EQ3_B1_MODE_MASK 0x0001 /* EQ3_B1_MODE */
- #define ARIZONA_EQ3_B1_MODE_SHIFT 0 /* EQ3_B1_MODE */
- #define ARIZONA_EQ3_B1_MODE_WIDTH 1 /* EQ3_B1_MODE */
- /*
- * R3646 (0xE3E) - EQ3_3
- */
- #define ARIZONA_EQ3_B1_A_MASK 0xFFFF /* EQ3_B1_A - [15:0] */
- #define ARIZONA_EQ3_B1_A_SHIFT 0 /* EQ3_B1_A - [15:0] */
- #define ARIZONA_EQ3_B1_A_WIDTH 16 /* EQ3_B1_A - [15:0] */
- /*
- * R3647 (0xE3F) - EQ3_4
- */
- #define ARIZONA_EQ3_B1_B_MASK 0xFFFF /* EQ3_B1_B - [15:0] */
- #define ARIZONA_EQ3_B1_B_SHIFT 0 /* EQ3_B1_B - [15:0] */
- #define ARIZONA_EQ3_B1_B_WIDTH 16 /* EQ3_B1_B - [15:0] */
- /*
- * R3648 (0xE40) - EQ3_5
- */
- #define ARIZONA_EQ3_B1_PG_MASK 0xFFFF /* EQ3_B1_PG - [15:0] */
- #define ARIZONA_EQ3_B1_PG_SHIFT 0 /* EQ3_B1_PG - [15:0] */
- #define ARIZONA_EQ3_B1_PG_WIDTH 16 /* EQ3_B1_PG - [15:0] */
- /*
- * R3649 (0xE41) - EQ3_6
- */
- #define ARIZONA_EQ3_B2_A_MASK 0xFFFF /* EQ3_B2_A - [15:0] */
- #define ARIZONA_EQ3_B2_A_SHIFT 0 /* EQ3_B2_A - [15:0] */
- #define ARIZONA_EQ3_B2_A_WIDTH 16 /* EQ3_B2_A - [15:0] */
- /*
- * R3650 (0xE42) - EQ3_7
- */
- #define ARIZONA_EQ3_B2_B_MASK 0xFFFF /* EQ3_B2_B - [15:0] */
- #define ARIZONA_EQ3_B2_B_SHIFT 0 /* EQ3_B2_B - [15:0] */
- #define ARIZONA_EQ3_B2_B_WIDTH 16 /* EQ3_B2_B - [15:0] */
- /*
- * R3651 (0xE43) - EQ3_8
- */
- #define ARIZONA_EQ3_B2_C_MASK 0xFFFF /* EQ3_B2_C - [15:0] */
- #define ARIZONA_EQ3_B2_C_SHIFT 0 /* EQ3_B2_C - [15:0] */
- #define ARIZONA_EQ3_B2_C_WIDTH 16 /* EQ3_B2_C - [15:0] */
- /*
- * R3652 (0xE44) - EQ3_9
- */
- #define ARIZONA_EQ3_B2_PG_MASK 0xFFFF /* EQ3_B2_PG - [15:0] */
- #define ARIZONA_EQ3_B2_PG_SHIFT 0 /* EQ3_B2_PG - [15:0] */
- #define ARIZONA_EQ3_B2_PG_WIDTH 16 /* EQ3_B2_PG - [15:0] */
- /*
- * R3653 (0xE45) - EQ3_10
- */
- #define ARIZONA_EQ3_B3_A_MASK 0xFFFF /* EQ3_B3_A - [15:0] */
- #define ARIZONA_EQ3_B3_A_SHIFT 0 /* EQ3_B3_A - [15:0] */
- #define ARIZONA_EQ3_B3_A_WIDTH 16 /* EQ3_B3_A - [15:0] */
- /*
- * R3654 (0xE46) - EQ3_11
- */
- #define ARIZONA_EQ3_B3_B_MASK 0xFFFF /* EQ3_B3_B - [15:0] */
- #define ARIZONA_EQ3_B3_B_SHIFT 0 /* EQ3_B3_B - [15:0] */
- #define ARIZONA_EQ3_B3_B_WIDTH 16 /* EQ3_B3_B - [15:0] */
- /*
- * R3655 (0xE47) - EQ3_12
- */
- #define ARIZONA_EQ3_B3_C_MASK 0xFFFF /* EQ3_B3_C - [15:0] */
- #define ARIZONA_EQ3_B3_C_SHIFT 0 /* EQ3_B3_C - [15:0] */
- #define ARIZONA_EQ3_B3_C_WIDTH 16 /* EQ3_B3_C - [15:0] */
- /*
- * R3656 (0xE48) - EQ3_13
- */
- #define ARIZONA_EQ3_B3_PG_MASK 0xFFFF /* EQ3_B3_PG - [15:0] */
- #define ARIZONA_EQ3_B3_PG_SHIFT 0 /* EQ3_B3_PG - [15:0] */
- #define ARIZONA_EQ3_B3_PG_WIDTH 16 /* EQ3_B3_PG - [15:0] */
- /*
- * R3657 (0xE49) - EQ3_14
- */
- #define ARIZONA_EQ3_B4_A_MASK 0xFFFF /* EQ3_B4_A - [15:0] */
- #define ARIZONA_EQ3_B4_A_SHIFT 0 /* EQ3_B4_A - [15:0] */
- #define ARIZONA_EQ3_B4_A_WIDTH 16 /* EQ3_B4_A - [15:0] */
- /*
- * R3658 (0xE4A) - EQ3_15
- */
- #define ARIZONA_EQ3_B4_B_MASK 0xFFFF /* EQ3_B4_B - [15:0] */
- #define ARIZONA_EQ3_B4_B_SHIFT 0 /* EQ3_B4_B - [15:0] */
- #define ARIZONA_EQ3_B4_B_WIDTH 16 /* EQ3_B4_B - [15:0] */
- /*
- * R3659 (0xE4B) - EQ3_16
- */
- #define ARIZONA_EQ3_B4_C_MASK 0xFFFF /* EQ3_B4_C - [15:0] */
- #define ARIZONA_EQ3_B4_C_SHIFT 0 /* EQ3_B4_C - [15:0] */
- #define ARIZONA_EQ3_B4_C_WIDTH 16 /* EQ3_B4_C - [15:0] */
- /*
- * R3660 (0xE4C) - EQ3_17
- */
- #define ARIZONA_EQ3_B4_PG_MASK 0xFFFF /* EQ3_B4_PG - [15:0] */
- #define ARIZONA_EQ3_B4_PG_SHIFT 0 /* EQ3_B4_PG - [15:0] */
- #define ARIZONA_EQ3_B4_PG_WIDTH 16 /* EQ3_B4_PG - [15:0] */
- /*
- * R3661 (0xE4D) - EQ3_18
- */
- #define ARIZONA_EQ3_B5_A_MASK 0xFFFF /* EQ3_B5_A - [15:0] */
- #define ARIZONA_EQ3_B5_A_SHIFT 0 /* EQ3_B5_A - [15:0] */
- #define ARIZONA_EQ3_B5_A_WIDTH 16 /* EQ3_B5_A - [15:0] */
- /*
- * R3662 (0xE4E) - EQ3_19
- */
- #define ARIZONA_EQ3_B5_B_MASK 0xFFFF /* EQ3_B5_B - [15:0] */
- #define ARIZONA_EQ3_B5_B_SHIFT 0 /* EQ3_B5_B - [15:0] */
- #define ARIZONA_EQ3_B5_B_WIDTH 16 /* EQ3_B5_B - [15:0] */
- /*
- * R3663 (0xE4F) - EQ3_20
- */
- #define ARIZONA_EQ3_B5_PG_MASK 0xFFFF /* EQ3_B5_PG - [15:0] */
- #define ARIZONA_EQ3_B5_PG_SHIFT 0 /* EQ3_B5_PG - [15:0] */
- #define ARIZONA_EQ3_B5_PG_WIDTH 16 /* EQ3_B5_PG - [15:0] */
- /*
- * R3664 (0xE50) - EQ3_21
- */
- #define ARIZONA_EQ3_B1_C_MASK 0xFFFF /* EQ3_B1_C - [15:0] */
- #define ARIZONA_EQ3_B1_C_SHIFT 0 /* EQ3_B1_C - [15:0] */
- #define ARIZONA_EQ3_B1_C_WIDTH 16 /* EQ3_B1_C - [15:0] */
- /*
- * R3666 (0xE52) - EQ4_1
- */
- #define ARIZONA_EQ4_B1_GAIN_MASK 0xF800 /* EQ4_B1_GAIN - [15:11] */
- #define ARIZONA_EQ4_B1_GAIN_SHIFT 11 /* EQ4_B1_GAIN - [15:11] */
- #define ARIZONA_EQ4_B1_GAIN_WIDTH 5 /* EQ4_B1_GAIN - [15:11] */
- #define ARIZONA_EQ4_B2_GAIN_MASK 0x07C0 /* EQ4_B2_GAIN - [10:6] */
- #define ARIZONA_EQ4_B2_GAIN_SHIFT 6 /* EQ4_B2_GAIN - [10:6] */
- #define ARIZONA_EQ4_B2_GAIN_WIDTH 5 /* EQ4_B2_GAIN - [10:6] */
- #define ARIZONA_EQ4_B3_GAIN_MASK 0x003E /* EQ4_B3_GAIN - [5:1] */
- #define ARIZONA_EQ4_B3_GAIN_SHIFT 1 /* EQ4_B3_GAIN - [5:1] */
- #define ARIZONA_EQ4_B3_GAIN_WIDTH 5 /* EQ4_B3_GAIN - [5:1] */
- #define ARIZONA_EQ4_ENA 0x0001 /* EQ4_ENA */
- #define ARIZONA_EQ4_ENA_MASK 0x0001 /* EQ4_ENA */
- #define ARIZONA_EQ4_ENA_SHIFT 0 /* EQ4_ENA */
- #define ARIZONA_EQ4_ENA_WIDTH 1 /* EQ4_ENA */
- /*
- * R3667 (0xE53) - EQ4_2
- */
- #define ARIZONA_EQ4_B4_GAIN_MASK 0xF800 /* EQ4_B4_GAIN - [15:11] */
- #define ARIZONA_EQ4_B4_GAIN_SHIFT 11 /* EQ4_B4_GAIN - [15:11] */
- #define ARIZONA_EQ4_B4_GAIN_WIDTH 5 /* EQ4_B4_GAIN - [15:11] */
- #define ARIZONA_EQ4_B5_GAIN_MASK 0x07C0 /* EQ4_B5_GAIN - [10:6] */
- #define ARIZONA_EQ4_B5_GAIN_SHIFT 6 /* EQ4_B5_GAIN - [10:6] */
- #define ARIZONA_EQ4_B5_GAIN_WIDTH 5 /* EQ4_B5_GAIN - [10:6] */
- #define ARIZONA_EQ4_B1_MODE 0x0001 /* EQ4_B1_MODE */
- #define ARIZONA_EQ4_B1_MODE_MASK 0x0001 /* EQ4_B1_MODE */
- #define ARIZONA_EQ4_B1_MODE_SHIFT 0 /* EQ4_B1_MODE */
- #define ARIZONA_EQ4_B1_MODE_WIDTH 1 /* EQ4_B1_MODE */
- /*
- * R3668 (0xE54) - EQ4_3
- */
- #define ARIZONA_EQ4_B1_A_MASK 0xFFFF /* EQ4_B1_A - [15:0] */
- #define ARIZONA_EQ4_B1_A_SHIFT 0 /* EQ4_B1_A - [15:0] */
- #define ARIZONA_EQ4_B1_A_WIDTH 16 /* EQ4_B1_A - [15:0] */
- /*
- * R3669 (0xE55) - EQ4_4
- */
- #define ARIZONA_EQ4_B1_B_MASK 0xFFFF /* EQ4_B1_B - [15:0] */
- #define ARIZONA_EQ4_B1_B_SHIFT 0 /* EQ4_B1_B - [15:0] */
- #define ARIZONA_EQ4_B1_B_WIDTH 16 /* EQ4_B1_B - [15:0] */
- /*
- * R3670 (0xE56) - EQ4_5
- */
- #define ARIZONA_EQ4_B1_PG_MASK 0xFFFF /* EQ4_B1_PG - [15:0] */
- #define ARIZONA_EQ4_B1_PG_SHIFT 0 /* EQ4_B1_PG - [15:0] */
- #define ARIZONA_EQ4_B1_PG_WIDTH 16 /* EQ4_B1_PG - [15:0] */
- /*
- * R3671 (0xE57) - EQ4_6
- */
- #define ARIZONA_EQ4_B2_A_MASK 0xFFFF /* EQ4_B2_A - [15:0] */
- #define ARIZONA_EQ4_B2_A_SHIFT 0 /* EQ4_B2_A - [15:0] */
- #define ARIZONA_EQ4_B2_A_WIDTH 16 /* EQ4_B2_A - [15:0] */
- /*
- * R3672 (0xE58) - EQ4_7
- */
- #define ARIZONA_EQ4_B2_B_MASK 0xFFFF /* EQ4_B2_B - [15:0] */
- #define ARIZONA_EQ4_B2_B_SHIFT 0 /* EQ4_B2_B - [15:0] */
- #define ARIZONA_EQ4_B2_B_WIDTH 16 /* EQ4_B2_B - [15:0] */
- /*
- * R3673 (0xE59) - EQ4_8
- */
- #define ARIZONA_EQ4_B2_C_MASK 0xFFFF /* EQ4_B2_C - [15:0] */
- #define ARIZONA_EQ4_B2_C_SHIFT 0 /* EQ4_B2_C - [15:0] */
- #define ARIZONA_EQ4_B2_C_WIDTH 16 /* EQ4_B2_C - [15:0] */
- /*
- * R3674 (0xE5A) - EQ4_9
- */
- #define ARIZONA_EQ4_B2_PG_MASK 0xFFFF /* EQ4_B2_PG - [15:0] */
- #define ARIZONA_EQ4_B2_PG_SHIFT 0 /* EQ4_B2_PG - [15:0] */
- #define ARIZONA_EQ4_B2_PG_WIDTH 16 /* EQ4_B2_PG - [15:0] */
- /*
- * R3675 (0xE5B) - EQ4_10
- */
- #define ARIZONA_EQ4_B3_A_MASK 0xFFFF /* EQ4_B3_A - [15:0] */
- #define ARIZONA_EQ4_B3_A_SHIFT 0 /* EQ4_B3_A - [15:0] */
- #define ARIZONA_EQ4_B3_A_WIDTH 16 /* EQ4_B3_A - [15:0] */
- /*
- * R3676 (0xE5C) - EQ4_11
- */
- #define ARIZONA_EQ4_B3_B_MASK 0xFFFF /* EQ4_B3_B - [15:0] */
- #define ARIZONA_EQ4_B3_B_SHIFT 0 /* EQ4_B3_B - [15:0] */
- #define ARIZONA_EQ4_B3_B_WIDTH 16 /* EQ4_B3_B - [15:0] */
- /*
- * R3677 (0xE5D) - EQ4_12
- */
- #define ARIZONA_EQ4_B3_C_MASK 0xFFFF /* EQ4_B3_C - [15:0] */
- #define ARIZONA_EQ4_B3_C_SHIFT 0 /* EQ4_B3_C - [15:0] */
- #define ARIZONA_EQ4_B3_C_WIDTH 16 /* EQ4_B3_C - [15:0] */
- /*
- * R3678 (0xE5E) - EQ4_13
- */
- #define ARIZONA_EQ4_B3_PG_MASK 0xFFFF /* EQ4_B3_PG - [15:0] */
- #define ARIZONA_EQ4_B3_PG_SHIFT 0 /* EQ4_B3_PG - [15:0] */
- #define ARIZONA_EQ4_B3_PG_WIDTH 16 /* EQ4_B3_PG - [15:0] */
- /*
- * R3679 (0xE5F) - EQ4_14
- */
- #define ARIZONA_EQ4_B4_A_MASK 0xFFFF /* EQ4_B4_A - [15:0] */
- #define ARIZONA_EQ4_B4_A_SHIFT 0 /* EQ4_B4_A - [15:0] */
- #define ARIZONA_EQ4_B4_A_WIDTH 16 /* EQ4_B4_A - [15:0] */
- /*
- * R3680 (0xE60) - EQ4_15
- */
- #define ARIZONA_EQ4_B4_B_MASK 0xFFFF /* EQ4_B4_B - [15:0] */
- #define ARIZONA_EQ4_B4_B_SHIFT 0 /* EQ4_B4_B - [15:0] */
- #define ARIZONA_EQ4_B4_B_WIDTH 16 /* EQ4_B4_B - [15:0] */
- /*
- * R3681 (0xE61) - EQ4_16
- */
- #define ARIZONA_EQ4_B4_C_MASK 0xFFFF /* EQ4_B4_C - [15:0] */
- #define ARIZONA_EQ4_B4_C_SHIFT 0 /* EQ4_B4_C - [15:0] */
- #define ARIZONA_EQ4_B4_C_WIDTH 16 /* EQ4_B4_C - [15:0] */
- /*
- * R3682 (0xE62) - EQ4_17
- */
- #define ARIZONA_EQ4_B4_PG_MASK 0xFFFF /* EQ4_B4_PG - [15:0] */
- #define ARIZONA_EQ4_B4_PG_SHIFT 0 /* EQ4_B4_PG - [15:0] */
- #define ARIZONA_EQ4_B4_PG_WIDTH 16 /* EQ4_B4_PG - [15:0] */
- /*
- * R3683 (0xE63) - EQ4_18
- */
- #define ARIZONA_EQ4_B5_A_MASK 0xFFFF /* EQ4_B5_A - [15:0] */
- #define ARIZONA_EQ4_B5_A_SHIFT 0 /* EQ4_B5_A - [15:0] */
- #define ARIZONA_EQ4_B5_A_WIDTH 16 /* EQ4_B5_A - [15:0] */
- /*
- * R3684 (0xE64) - EQ4_19
- */
- #define ARIZONA_EQ4_B5_B_MASK 0xFFFF /* EQ4_B5_B - [15:0] */
- #define ARIZONA_EQ4_B5_B_SHIFT 0 /* EQ4_B5_B - [15:0] */
- #define ARIZONA_EQ4_B5_B_WIDTH 16 /* EQ4_B5_B - [15:0] */
- /*
- * R3685 (0xE65) - EQ4_20
- */
- #define ARIZONA_EQ4_B5_PG_MASK 0xFFFF /* EQ4_B5_PG - [15:0] */
- #define ARIZONA_EQ4_B5_PG_SHIFT 0 /* EQ4_B5_PG - [15:0] */
- #define ARIZONA_EQ4_B5_PG_WIDTH 16 /* EQ4_B5_PG - [15:0] */
- /*
- * R3686 (0xE66) - EQ4_21
- */
- #define ARIZONA_EQ4_B1_C_MASK 0xFFFF /* EQ4_B1_C - [15:0] */
- #define ARIZONA_EQ4_B1_C_SHIFT 0 /* EQ4_B1_C - [15:0] */
- #define ARIZONA_EQ4_B1_C_WIDTH 16 /* EQ4_B1_C - [15:0] */
- /*
- * R3712 (0xE80) - DRC1 ctrl1
- */
- #define ARIZONA_DRC1_SIG_DET_RMS_MASK 0xF800 /* DRC1_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC1_SIG_DET_RMS_SHIFT 11 /* DRC1_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC1_SIG_DET_RMS_WIDTH 5 /* DRC1_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC1_SIG_DET_PK_MASK 0x0600 /* DRC1_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC1_SIG_DET_PK_SHIFT 9 /* DRC1_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC1_SIG_DET_PK_WIDTH 2 /* DRC1_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC1_NG_ENA 0x0100 /* DRC1_NG_ENA */
- #define ARIZONA_DRC1_NG_ENA_MASK 0x0100 /* DRC1_NG_ENA */
- #define ARIZONA_DRC1_NG_ENA_SHIFT 8 /* DRC1_NG_ENA */
- #define ARIZONA_DRC1_NG_ENA_WIDTH 1 /* DRC1_NG_ENA */
- #define ARIZONA_DRC1_SIG_DET_MODE 0x0080 /* DRC1_SIG_DET_MODE */
- #define ARIZONA_DRC1_SIG_DET_MODE_MASK 0x0080 /* DRC1_SIG_DET_MODE */
- #define ARIZONA_DRC1_SIG_DET_MODE_SHIFT 7 /* DRC1_SIG_DET_MODE */
- #define ARIZONA_DRC1_SIG_DET_MODE_WIDTH 1 /* DRC1_SIG_DET_MODE */
- #define ARIZONA_DRC1_SIG_DET 0x0040 /* DRC1_SIG_DET */
- #define ARIZONA_DRC1_SIG_DET_MASK 0x0040 /* DRC1_SIG_DET */
- #define ARIZONA_DRC1_SIG_DET_SHIFT 6 /* DRC1_SIG_DET */
- #define ARIZONA_DRC1_SIG_DET_WIDTH 1 /* DRC1_SIG_DET */
- #define ARIZONA_DRC1_KNEE2_OP_ENA 0x0020 /* DRC1_KNEE2_OP_ENA */
- #define ARIZONA_DRC1_KNEE2_OP_ENA_MASK 0x0020 /* DRC1_KNEE2_OP_ENA */
- #define ARIZONA_DRC1_KNEE2_OP_ENA_SHIFT 5 /* DRC1_KNEE2_OP_ENA */
- #define ARIZONA_DRC1_KNEE2_OP_ENA_WIDTH 1 /* DRC1_KNEE2_OP_ENA */
- #define ARIZONA_DRC1_QR 0x0010 /* DRC1_QR */
- #define ARIZONA_DRC1_QR_MASK 0x0010 /* DRC1_QR */
- #define ARIZONA_DRC1_QR_SHIFT 4 /* DRC1_QR */
- #define ARIZONA_DRC1_QR_WIDTH 1 /* DRC1_QR */
- #define ARIZONA_DRC1_ANTICLIP 0x0008 /* DRC1_ANTICLIP */
- #define ARIZONA_DRC1_ANTICLIP_MASK 0x0008 /* DRC1_ANTICLIP */
- #define ARIZONA_DRC1_ANTICLIP_SHIFT 3 /* DRC1_ANTICLIP */
- #define ARIZONA_DRC1_ANTICLIP_WIDTH 1 /* DRC1_ANTICLIP */
- #define ARIZONA_DRC1L_ENA 0x0002 /* DRC1L_ENA */
- #define ARIZONA_DRC1L_ENA_MASK 0x0002 /* DRC1L_ENA */
- #define ARIZONA_DRC1L_ENA_SHIFT 1 /* DRC1L_ENA */
- #define ARIZONA_DRC1L_ENA_WIDTH 1 /* DRC1L_ENA */
- #define ARIZONA_DRC1R_ENA 0x0001 /* DRC1R_ENA */
- #define ARIZONA_DRC1R_ENA_MASK 0x0001 /* DRC1R_ENA */
- #define ARIZONA_DRC1R_ENA_SHIFT 0 /* DRC1R_ENA */
- #define ARIZONA_DRC1R_ENA_WIDTH 1 /* DRC1R_ENA */
- /*
- * R3713 (0xE81) - DRC1 ctrl2
- */
- #define ARIZONA_DRC1_ATK_MASK 0x1E00 /* DRC1_ATK - [12:9] */
- #define ARIZONA_DRC1_ATK_SHIFT 9 /* DRC1_ATK - [12:9] */
- #define ARIZONA_DRC1_ATK_WIDTH 4 /* DRC1_ATK - [12:9] */
- #define ARIZONA_DRC1_DCY_MASK 0x01E0 /* DRC1_DCY - [8:5] */
- #define ARIZONA_DRC1_DCY_SHIFT 5 /* DRC1_DCY - [8:5] */
- #define ARIZONA_DRC1_DCY_WIDTH 4 /* DRC1_DCY - [8:5] */
- #define ARIZONA_DRC1_MINGAIN_MASK 0x001C /* DRC1_MINGAIN - [4:2] */
- #define ARIZONA_DRC1_MINGAIN_SHIFT 2 /* DRC1_MINGAIN - [4:2] */
- #define ARIZONA_DRC1_MINGAIN_WIDTH 3 /* DRC1_MINGAIN - [4:2] */
- #define ARIZONA_DRC1_MAXGAIN_MASK 0x0003 /* DRC1_MAXGAIN - [1:0] */
- #define ARIZONA_DRC1_MAXGAIN_SHIFT 0 /* DRC1_MAXGAIN - [1:0] */
- #define ARIZONA_DRC1_MAXGAIN_WIDTH 2 /* DRC1_MAXGAIN - [1:0] */
- /*
- * R3714 (0xE82) - DRC1 ctrl3
- */
- #define ARIZONA_DRC1_NG_MINGAIN_MASK 0xF000 /* DRC1_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC1_NG_MINGAIN_SHIFT 12 /* DRC1_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC1_NG_MINGAIN_WIDTH 4 /* DRC1_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC1_NG_EXP_MASK 0x0C00 /* DRC1_NG_EXP - [11:10] */
- #define ARIZONA_DRC1_NG_EXP_SHIFT 10 /* DRC1_NG_EXP - [11:10] */
- #define ARIZONA_DRC1_NG_EXP_WIDTH 2 /* DRC1_NG_EXP - [11:10] */
- #define ARIZONA_DRC1_QR_THR_MASK 0x0300 /* DRC1_QR_THR - [9:8] */
- #define ARIZONA_DRC1_QR_THR_SHIFT 8 /* DRC1_QR_THR - [9:8] */
- #define ARIZONA_DRC1_QR_THR_WIDTH 2 /* DRC1_QR_THR - [9:8] */
- #define ARIZONA_DRC1_QR_DCY_MASK 0x00C0 /* DRC1_QR_DCY - [7:6] */
- #define ARIZONA_DRC1_QR_DCY_SHIFT 6 /* DRC1_QR_DCY - [7:6] */
- #define ARIZONA_DRC1_QR_DCY_WIDTH 2 /* DRC1_QR_DCY - [7:6] */
- #define ARIZONA_DRC1_HI_COMP_MASK 0x0038 /* DRC1_HI_COMP - [5:3] */
- #define ARIZONA_DRC1_HI_COMP_SHIFT 3 /* DRC1_HI_COMP - [5:3] */
- #define ARIZONA_DRC1_HI_COMP_WIDTH 3 /* DRC1_HI_COMP - [5:3] */
- #define ARIZONA_DRC1_LO_COMP_MASK 0x0007 /* DRC1_LO_COMP - [2:0] */
- #define ARIZONA_DRC1_LO_COMP_SHIFT 0 /* DRC1_LO_COMP - [2:0] */
- #define ARIZONA_DRC1_LO_COMP_WIDTH 3 /* DRC1_LO_COMP - [2:0] */
- /*
- * R3715 (0xE83) - DRC1 ctrl4
- */
- #define ARIZONA_DRC1_KNEE_IP_MASK 0x07E0 /* DRC1_KNEE_IP - [10:5] */
- #define ARIZONA_DRC1_KNEE_IP_SHIFT 5 /* DRC1_KNEE_IP - [10:5] */
- #define ARIZONA_DRC1_KNEE_IP_WIDTH 6 /* DRC1_KNEE_IP - [10:5] */
- #define ARIZONA_DRC1_KNEE_OP_MASK 0x001F /* DRC1_KNEE_OP - [4:0] */
- #define ARIZONA_DRC1_KNEE_OP_SHIFT 0 /* DRC1_KNEE_OP - [4:0] */
- #define ARIZONA_DRC1_KNEE_OP_WIDTH 5 /* DRC1_KNEE_OP - [4:0] */
- /*
- * R3716 (0xE84) - DRC1 ctrl5
- */
- #define ARIZONA_DRC1_KNEE2_IP_MASK 0x03E0 /* DRC1_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC1_KNEE2_IP_SHIFT 5 /* DRC1_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC1_KNEE2_IP_WIDTH 5 /* DRC1_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC1_KNEE2_OP_MASK 0x001F /* DRC1_KNEE2_OP - [4:0] */
- #define ARIZONA_DRC1_KNEE2_OP_SHIFT 0 /* DRC1_KNEE2_OP - [4:0] */
- #define ARIZONA_DRC1_KNEE2_OP_WIDTH 5 /* DRC1_KNEE2_OP - [4:0] */
- /*
- * R3721 (0xE89) - DRC2 ctrl1
- */
- #define ARIZONA_DRC2_SIG_DET_RMS_MASK 0xF800 /* DRC2_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC2_SIG_DET_RMS_SHIFT 11 /* DRC2_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC2_SIG_DET_RMS_WIDTH 5 /* DRC2_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC2_SIG_DET_PK_MASK 0x0600 /* DRC2_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC2_SIG_DET_PK_SHIFT 9 /* DRC2_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC2_SIG_DET_PK_WIDTH 2 /* DRC2_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC2_NG_ENA 0x0100 /* DRC2_NG_ENA */
- #define ARIZONA_DRC2_NG_ENA_MASK 0x0100 /* DRC2_NG_ENA */
- #define ARIZONA_DRC2_NG_ENA_SHIFT 8 /* DRC2_NG_ENA */
- #define ARIZONA_DRC2_NG_ENA_WIDTH 1 /* DRC2_NG_ENA */
- #define ARIZONA_DRC2_SIG_DET_MODE 0x0080 /* DRC2_SIG_DET_MODE */
- #define ARIZONA_DRC2_SIG_DET_MODE_MASK 0x0080 /* DRC2_SIG_DET_MODE */
- #define ARIZONA_DRC2_SIG_DET_MODE_SHIFT 7 /* DRC2_SIG_DET_MODE */
- #define ARIZONA_DRC2_SIG_DET_MODE_WIDTH 1 /* DRC2_SIG_DET_MODE */
- #define ARIZONA_DRC2_SIG_DET 0x0040 /* DRC2_SIG_DET */
- #define ARIZONA_DRC2_SIG_DET_MASK 0x0040 /* DRC2_SIG_DET */
- #define ARIZONA_DRC2_SIG_DET_SHIFT 6 /* DRC2_SIG_DET */
- #define ARIZONA_DRC2_SIG_DET_WIDTH 1 /* DRC2_SIG_DET */
- #define ARIZONA_DRC2_KNEE2_OP_ENA 0x0020 /* DRC2_KNEE2_OP_ENA */
- #define ARIZONA_DRC2_KNEE2_OP_ENA_MASK 0x0020 /* DRC2_KNEE2_OP_ENA */
- #define ARIZONA_DRC2_KNEE2_OP_ENA_SHIFT 5 /* DRC2_KNEE2_OP_ENA */
- #define ARIZONA_DRC2_KNEE2_OP_ENA_WIDTH 1 /* DRC2_KNEE2_OP_ENA */
- #define ARIZONA_DRC2_QR 0x0010 /* DRC2_QR */
- #define ARIZONA_DRC2_QR_MASK 0x0010 /* DRC2_QR */
- #define ARIZONA_DRC2_QR_SHIFT 4 /* DRC2_QR */
- #define ARIZONA_DRC2_QR_WIDTH 1 /* DRC2_QR */
- #define ARIZONA_DRC2_ANTICLIP 0x0008 /* DRC2_ANTICLIP */
- #define ARIZONA_DRC2_ANTICLIP_MASK 0x0008 /* DRC2_ANTICLIP */
- #define ARIZONA_DRC2_ANTICLIP_SHIFT 3 /* DRC2_ANTICLIP */
- #define ARIZONA_DRC2_ANTICLIP_WIDTH 1 /* DRC2_ANTICLIP */
- #define ARIZONA_DRC2L_ENA 0x0002 /* DRC2L_ENA */
- #define ARIZONA_DRC2L_ENA_MASK 0x0002 /* DRC2L_ENA */
- #define ARIZONA_DRC2L_ENA_SHIFT 1 /* DRC2L_ENA */
- #define ARIZONA_DRC2L_ENA_WIDTH 1 /* DRC2L_ENA */
- #define ARIZONA_DRC2R_ENA 0x0001 /* DRC2R_ENA */
- #define ARIZONA_DRC2R_ENA_MASK 0x0001 /* DRC2R_ENA */
- #define ARIZONA_DRC2R_ENA_SHIFT 0 /* DRC2R_ENA */
- #define ARIZONA_DRC2R_ENA_WIDTH 1 /* DRC2R_ENA */
- /*
- * R3722 (0xE8A) - DRC2 ctrl2
- */
- #define ARIZONA_DRC2_ATK_MASK 0x1E00 /* DRC2_ATK - [12:9] */
- #define ARIZONA_DRC2_ATK_SHIFT 9 /* DRC2_ATK - [12:9] */
- #define ARIZONA_DRC2_ATK_WIDTH 4 /* DRC2_ATK - [12:9] */
- #define ARIZONA_DRC2_DCY_MASK 0x01E0 /* DRC2_DCY - [8:5] */
- #define ARIZONA_DRC2_DCY_SHIFT 5 /* DRC2_DCY - [8:5] */
- #define ARIZONA_DRC2_DCY_WIDTH 4 /* DRC2_DCY - [8:5] */
- #define ARIZONA_DRC2_MINGAIN_MASK 0x001C /* DRC2_MINGAIN - [4:2] */
- #define ARIZONA_DRC2_MINGAIN_SHIFT 2 /* DRC2_MINGAIN - [4:2] */
- #define ARIZONA_DRC2_MINGAIN_WIDTH 3 /* DRC2_MINGAIN - [4:2] */
- #define ARIZONA_DRC2_MAXGAIN_MASK 0x0003 /* DRC2_MAXGAIN - [1:0] */
- #define ARIZONA_DRC2_MAXGAIN_SHIFT 0 /* DRC2_MAXGAIN - [1:0] */
- #define ARIZONA_DRC2_MAXGAIN_WIDTH 2 /* DRC2_MAXGAIN - [1:0] */
- /*
- * R3723 (0xE8B) - DRC2 ctrl3
- */
- #define ARIZONA_DRC2_NG_MINGAIN_MASK 0xF000 /* DRC2_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC2_NG_MINGAIN_SHIFT 12 /* DRC2_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC2_NG_MINGAIN_WIDTH 4 /* DRC2_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC2_NG_EXP_MASK 0x0C00 /* DRC2_NG_EXP - [11:10] */
- #define ARIZONA_DRC2_NG_EXP_SHIFT 10 /* DRC2_NG_EXP - [11:10] */
- #define ARIZONA_DRC2_NG_EXP_WIDTH 2 /* DRC2_NG_EXP - [11:10] */
- #define ARIZONA_DRC2_QR_THR_MASK 0x0300 /* DRC2_QR_THR - [9:8] */
- #define ARIZONA_DRC2_QR_THR_SHIFT 8 /* DRC2_QR_THR - [9:8] */
- #define ARIZONA_DRC2_QR_THR_WIDTH 2 /* DRC2_QR_THR - [9:8] */
- #define ARIZONA_DRC2_QR_DCY_MASK 0x00C0 /* DRC2_QR_DCY - [7:6] */
- #define ARIZONA_DRC2_QR_DCY_SHIFT 6 /* DRC2_QR_DCY - [7:6] */
- #define ARIZONA_DRC2_QR_DCY_WIDTH 2 /* DRC2_QR_DCY - [7:6] */
- #define ARIZONA_DRC2_HI_COMP_MASK 0x0038 /* DRC2_HI_COMP - [5:3] */
- #define ARIZONA_DRC2_HI_COMP_SHIFT 3 /* DRC2_HI_COMP - [5:3] */
- #define ARIZONA_DRC2_HI_COMP_WIDTH 3 /* DRC2_HI_COMP - [5:3] */
- #define ARIZONA_DRC2_LO_COMP_MASK 0x0007 /* DRC2_LO_COMP - [2:0] */
- #define ARIZONA_DRC2_LO_COMP_SHIFT 0 /* DRC2_LO_COMP - [2:0] */
- #define ARIZONA_DRC2_LO_COMP_WIDTH 3 /* DRC2_LO_COMP - [2:0] */
- /*
- * R3724 (0xE8C) - DRC2 ctrl4
- */
- #define ARIZONA_DRC2_KNEE_IP_MASK 0x07E0 /* DRC2_KNEE_IP - [10:5] */
- #define ARIZONA_DRC2_KNEE_IP_SHIFT 5 /* DRC2_KNEE_IP - [10:5] */
- #define ARIZONA_DRC2_KNEE_IP_WIDTH 6 /* DRC2_KNEE_IP - [10:5] */
- #define ARIZONA_DRC2_KNEE_OP_MASK 0x001F /* DRC2_KNEE_OP - [4:0] */
- #define ARIZONA_DRC2_KNEE_OP_SHIFT 0 /* DRC2_KNEE_OP - [4:0] */
- #define ARIZONA_DRC2_KNEE_OP_WIDTH 5 /* DRC2_KNEE_OP - [4:0] */
- /*
- * R3725 (0xE8D) - DRC2 ctrl5
- */
- #define ARIZONA_DRC2_KNEE2_IP_MASK 0x03E0 /* DRC2_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC2_KNEE2_IP_SHIFT 5 /* DRC2_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC2_KNEE2_IP_WIDTH 5 /* DRC2_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC2_KNEE2_OP_MASK 0x001F /* DRC2_KNEE2_OP - [4:0] */
- #define ARIZONA_DRC2_KNEE2_OP_SHIFT 0 /* DRC2_KNEE2_OP - [4:0] */
- #define ARIZONA_DRC2_KNEE2_OP_WIDTH 5 /* DRC2_KNEE2_OP - [4:0] */
- /*
- * R3776 (0xEC0) - HPLPF1_1
- */
- #define ARIZONA_LHPF1_MODE 0x0002 /* LHPF1_MODE */
- #define ARIZONA_LHPF1_MODE_MASK 0x0002 /* LHPF1_MODE */
- #define ARIZONA_LHPF1_MODE_SHIFT 1 /* LHPF1_MODE */
- #define ARIZONA_LHPF1_MODE_WIDTH 1 /* LHPF1_MODE */
- #define ARIZONA_LHPF1_ENA 0x0001 /* LHPF1_ENA */
- #define ARIZONA_LHPF1_ENA_MASK 0x0001 /* LHPF1_ENA */
- #define ARIZONA_LHPF1_ENA_SHIFT 0 /* LHPF1_ENA */
- #define ARIZONA_LHPF1_ENA_WIDTH 1 /* LHPF1_ENA */
- /*
- * R3777 (0xEC1) - HPLPF1_2
- */
- #define ARIZONA_LHPF1_COEFF_MASK 0xFFFF /* LHPF1_COEFF - [15:0] */
- #define ARIZONA_LHPF1_COEFF_SHIFT 0 /* LHPF1_COEFF - [15:0] */
- #define ARIZONA_LHPF1_COEFF_WIDTH 16 /* LHPF1_COEFF - [15:0] */
- /*
- * R3780 (0xEC4) - HPLPF2_1
- */
- #define ARIZONA_LHPF2_MODE 0x0002 /* LHPF2_MODE */
- #define ARIZONA_LHPF2_MODE_MASK 0x0002 /* LHPF2_MODE */
- #define ARIZONA_LHPF2_MODE_SHIFT 1 /* LHPF2_MODE */
- #define ARIZONA_LHPF2_MODE_WIDTH 1 /* LHPF2_MODE */
- #define ARIZONA_LHPF2_ENA 0x0001 /* LHPF2_ENA */
- #define ARIZONA_LHPF2_ENA_MASK 0x0001 /* LHPF2_ENA */
- #define ARIZONA_LHPF2_ENA_SHIFT 0 /* LHPF2_ENA */
- #define ARIZONA_LHPF2_ENA_WIDTH 1 /* LHPF2_ENA */
- /*
- * R3781 (0xEC5) - HPLPF2_2
- */
- #define ARIZONA_LHPF2_COEFF_MASK 0xFFFF /* LHPF2_COEFF - [15:0] */
- #define ARIZONA_LHPF2_COEFF_SHIFT 0 /* LHPF2_COEFF - [15:0] */
- #define ARIZONA_LHPF2_COEFF_WIDTH 16 /* LHPF2_COEFF - [15:0] */
- /*
- * R3784 (0xEC8) - HPLPF3_1
- */
- #define ARIZONA_LHPF3_MODE 0x0002 /* LHPF3_MODE */
- #define ARIZONA_LHPF3_MODE_MASK 0x0002 /* LHPF3_MODE */
- #define ARIZONA_LHPF3_MODE_SHIFT 1 /* LHPF3_MODE */
- #define ARIZONA_LHPF3_MODE_WIDTH 1 /* LHPF3_MODE */
- #define ARIZONA_LHPF3_ENA 0x0001 /* LHPF3_ENA */
- #define ARIZONA_LHPF3_ENA_MASK 0x0001 /* LHPF3_ENA */
- #define ARIZONA_LHPF3_ENA_SHIFT 0 /* LHPF3_ENA */
- #define ARIZONA_LHPF3_ENA_WIDTH 1 /* LHPF3_ENA */
- /*
- * R3785 (0xEC9) - HPLPF3_2
- */
- #define ARIZONA_LHPF3_COEFF_MASK 0xFFFF /* LHPF3_COEFF - [15:0] */
- #define ARIZONA_LHPF3_COEFF_SHIFT 0 /* LHPF3_COEFF - [15:0] */
- #define ARIZONA_LHPF3_COEFF_WIDTH 16 /* LHPF3_COEFF - [15:0] */
- /*
- * R3788 (0xECC) - HPLPF4_1
- */
- #define ARIZONA_LHPF4_MODE 0x0002 /* LHPF4_MODE */
- #define ARIZONA_LHPF4_MODE_MASK 0x0002 /* LHPF4_MODE */
- #define ARIZONA_LHPF4_MODE_SHIFT 1 /* LHPF4_MODE */
- #define ARIZONA_LHPF4_MODE_WIDTH 1 /* LHPF4_MODE */
- #define ARIZONA_LHPF4_ENA 0x0001 /* LHPF4_ENA */
- #define ARIZONA_LHPF4_ENA_MASK 0x0001 /* LHPF4_ENA */
- #define ARIZONA_LHPF4_ENA_SHIFT 0 /* LHPF4_ENA */
- #define ARIZONA_LHPF4_ENA_WIDTH 1 /* LHPF4_ENA */
- /*
- * R3789 (0xECD) - HPLPF4_2
- */
- #define ARIZONA_LHPF4_COEFF_MASK 0xFFFF /* LHPF4_COEFF - [15:0] */
- #define ARIZONA_LHPF4_COEFF_SHIFT 0 /* LHPF4_COEFF - [15:0] */
- #define ARIZONA_LHPF4_COEFF_WIDTH 16 /* LHPF4_COEFF - [15:0] */
- /*
- * R3808 (0xEE0) - ASRC_ENABLE
- */
- #define ARIZONA_ASRC2L_ENA 0x0008 /* ASRC2L_ENA */
- #define ARIZONA_ASRC2L_ENA_MASK 0x0008 /* ASRC2L_ENA */
- #define ARIZONA_ASRC2L_ENA_SHIFT 3 /* ASRC2L_ENA */
- #define ARIZONA_ASRC2L_ENA_WIDTH 1 /* ASRC2L_ENA */
- #define ARIZONA_ASRC2R_ENA 0x0004 /* ASRC2R_ENA */
- #define ARIZONA_ASRC2R_ENA_MASK 0x0004 /* ASRC2R_ENA */
- #define ARIZONA_ASRC2R_ENA_SHIFT 2 /* ASRC2R_ENA */
- #define ARIZONA_ASRC2R_ENA_WIDTH 1 /* ASRC2R_ENA */
- #define ARIZONA_ASRC1L_ENA 0x0002 /* ASRC1L_ENA */
- #define ARIZONA_ASRC1L_ENA_MASK 0x0002 /* ASRC1L_ENA */
- #define ARIZONA_ASRC1L_ENA_SHIFT 1 /* ASRC1L_ENA */
- #define ARIZONA_ASRC1L_ENA_WIDTH 1 /* ASRC1L_ENA */
- #define ARIZONA_ASRC1R_ENA 0x0001 /* ASRC1R_ENA */
- #define ARIZONA_ASRC1R_ENA_MASK 0x0001 /* ASRC1R_ENA */
- #define ARIZONA_ASRC1R_ENA_SHIFT 0 /* ASRC1R_ENA */
- #define ARIZONA_ASRC1R_ENA_WIDTH 1 /* ASRC1R_ENA */
- /*
- * R3810 (0xEE2) - ASRC_RATE1
- */
- #define ARIZONA_ASRC_RATE1_MASK 0x7800 /* ASRC_RATE1 - [14:11] */
- #define ARIZONA_ASRC_RATE1_SHIFT 11 /* ASRC_RATE1 - [14:11] */
- #define ARIZONA_ASRC_RATE1_WIDTH 4 /* ASRC_RATE1 - [14:11] */
- /*
- * R3811 (0xEE3) - ASRC_RATE2
- */
- #define ARIZONA_ASRC_RATE2_MASK 0x7800 /* ASRC_RATE2 - [14:11] */
- #define ARIZONA_ASRC_RATE2_SHIFT 11 /* ASRC_RATE2 - [14:11] */
- #define ARIZONA_ASRC_RATE2_WIDTH 4 /* ASRC_RATE2 - [14:11] */
- /*
- * R3824 (0xEF0) - ISRC 1 CTRL 1
- */
- #define ARIZONA_ISRC1_FSH_MASK 0x7800 /* ISRC1_FSH - [14:11] */
- #define ARIZONA_ISRC1_FSH_SHIFT 11 /* ISRC1_FSH - [14:11] */
- #define ARIZONA_ISRC1_FSH_WIDTH 4 /* ISRC1_FSH - [14:11] */
- #define ARIZONA_ISRC1_CLK_SEL_MASK 0x0700 /* ISRC1_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC1_CLK_SEL_SHIFT 8 /* ISRC1_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC1_CLK_SEL_WIDTH 3 /* ISRC1_CLK_SEL - [10:8] */
- /*
- * R3825 (0xEF1) - ISRC 1 CTRL 2
- */
- #define ARIZONA_ISRC1_FSL_MASK 0x7800 /* ISRC1_FSL - [14:11] */
- #define ARIZONA_ISRC1_FSL_SHIFT 11 /* ISRC1_FSL - [14:11] */
- #define ARIZONA_ISRC1_FSL_WIDTH 4 /* ISRC1_FSL - [14:11] */
- /*
- * R3826 (0xEF2) - ISRC 1 CTRL 3
- */
- #define ARIZONA_ISRC1_INT0_ENA 0x8000 /* ISRC1_INT0_ENA */
- #define ARIZONA_ISRC1_INT0_ENA_MASK 0x8000 /* ISRC1_INT0_ENA */
- #define ARIZONA_ISRC1_INT0_ENA_SHIFT 15 /* ISRC1_INT0_ENA */
- #define ARIZONA_ISRC1_INT0_ENA_WIDTH 1 /* ISRC1_INT0_ENA */
- #define ARIZONA_ISRC1_INT1_ENA 0x4000 /* ISRC1_INT1_ENA */
- #define ARIZONA_ISRC1_INT1_ENA_MASK 0x4000 /* ISRC1_INT1_ENA */
- #define ARIZONA_ISRC1_INT1_ENA_SHIFT 14 /* ISRC1_INT1_ENA */
- #define ARIZONA_ISRC1_INT1_ENA_WIDTH 1 /* ISRC1_INT1_ENA */
- #define ARIZONA_ISRC1_INT2_ENA 0x2000 /* ISRC1_INT2_ENA */
- #define ARIZONA_ISRC1_INT2_ENA_MASK 0x2000 /* ISRC1_INT2_ENA */
- #define ARIZONA_ISRC1_INT2_ENA_SHIFT 13 /* ISRC1_INT2_ENA */
- #define ARIZONA_ISRC1_INT2_ENA_WIDTH 1 /* ISRC1_INT2_ENA */
- #define ARIZONA_ISRC1_INT3_ENA 0x1000 /* ISRC1_INT3_ENA */
- #define ARIZONA_ISRC1_INT3_ENA_MASK 0x1000 /* ISRC1_INT3_ENA */
- #define ARIZONA_ISRC1_INT3_ENA_SHIFT 12 /* ISRC1_INT3_ENA */
- #define ARIZONA_ISRC1_INT3_ENA_WIDTH 1 /* ISRC1_INT3_ENA */
- #define ARIZONA_ISRC1_DEC0_ENA 0x0200 /* ISRC1_DEC0_ENA */
- #define ARIZONA_ISRC1_DEC0_ENA_MASK 0x0200 /* ISRC1_DEC0_ENA */
- #define ARIZONA_ISRC1_DEC0_ENA_SHIFT 9 /* ISRC1_DEC0_ENA */
- #define ARIZONA_ISRC1_DEC0_ENA_WIDTH 1 /* ISRC1_DEC0_ENA */
- #define ARIZONA_ISRC1_DEC1_ENA 0x0100 /* ISRC1_DEC1_ENA */
- #define ARIZONA_ISRC1_DEC1_ENA_MASK 0x0100 /* ISRC1_DEC1_ENA */
- #define ARIZONA_ISRC1_DEC1_ENA_SHIFT 8 /* ISRC1_DEC1_ENA */
- #define ARIZONA_ISRC1_DEC1_ENA_WIDTH 1 /* ISRC1_DEC1_ENA */
- #define ARIZONA_ISRC1_DEC2_ENA 0x0080 /* ISRC1_DEC2_ENA */
- #define ARIZONA_ISRC1_DEC2_ENA_MASK 0x0080 /* ISRC1_DEC2_ENA */
- #define ARIZONA_ISRC1_DEC2_ENA_SHIFT 7 /* ISRC1_DEC2_ENA */
- #define ARIZONA_ISRC1_DEC2_ENA_WIDTH 1 /* ISRC1_DEC2_ENA */
- #define ARIZONA_ISRC1_DEC3_ENA 0x0040 /* ISRC1_DEC3_ENA */
- #define ARIZONA_ISRC1_DEC3_ENA_MASK 0x0040 /* ISRC1_DEC3_ENA */
- #define ARIZONA_ISRC1_DEC3_ENA_SHIFT 6 /* ISRC1_DEC3_ENA */
- #define ARIZONA_ISRC1_DEC3_ENA_WIDTH 1 /* ISRC1_DEC3_ENA */
- #define ARIZONA_ISRC1_NOTCH_ENA 0x0001 /* ISRC1_NOTCH_ENA */
- #define ARIZONA_ISRC1_NOTCH_ENA_MASK 0x0001 /* ISRC1_NOTCH_ENA */
- #define ARIZONA_ISRC1_NOTCH_ENA_SHIFT 0 /* ISRC1_NOTCH_ENA */
- #define ARIZONA_ISRC1_NOTCH_ENA_WIDTH 1 /* ISRC1_NOTCH_ENA */
- /*
- * R3827 (0xEF3) - ISRC 2 CTRL 1
- */
- #define ARIZONA_ISRC2_FSH_MASK 0x7800 /* ISRC2_FSH - [14:11] */
- #define ARIZONA_ISRC2_FSH_SHIFT 11 /* ISRC2_FSH - [14:11] */
- #define ARIZONA_ISRC2_FSH_WIDTH 4 /* ISRC2_FSH - [14:11] */
- #define ARIZONA_ISRC2_CLK_SEL_MASK 0x0700 /* ISRC2_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC2_CLK_SEL_SHIFT 8 /* ISRC2_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC2_CLK_SEL_WIDTH 3 /* ISRC2_CLK_SEL - [10:8] */
- /*
- * R3828 (0xEF4) - ISRC 2 CTRL 2
- */
- #define ARIZONA_ISRC2_FSL_MASK 0x7800 /* ISRC2_FSL - [14:11] */
- #define ARIZONA_ISRC2_FSL_SHIFT 11 /* ISRC2_FSL - [14:11] */
- #define ARIZONA_ISRC2_FSL_WIDTH 4 /* ISRC2_FSL - [14:11] */
- /*
- * R3829 (0xEF5) - ISRC 2 CTRL 3
- */
- #define ARIZONA_ISRC2_INT0_ENA 0x8000 /* ISRC2_INT0_ENA */
- #define ARIZONA_ISRC2_INT0_ENA_MASK 0x8000 /* ISRC2_INT0_ENA */
- #define ARIZONA_ISRC2_INT0_ENA_SHIFT 15 /* ISRC2_INT0_ENA */
- #define ARIZONA_ISRC2_INT0_ENA_WIDTH 1 /* ISRC2_INT0_ENA */
- #define ARIZONA_ISRC2_INT1_ENA 0x4000 /* ISRC2_INT1_ENA */
- #define ARIZONA_ISRC2_INT1_ENA_MASK 0x4000 /* ISRC2_INT1_ENA */
- #define ARIZONA_ISRC2_INT1_ENA_SHIFT 14 /* ISRC2_INT1_ENA */
- #define ARIZONA_ISRC2_INT1_ENA_WIDTH 1 /* ISRC2_INT1_ENA */
- #define ARIZONA_ISRC2_INT2_ENA 0x2000 /* ISRC2_INT2_ENA */
- #define ARIZONA_ISRC2_INT2_ENA_MASK 0x2000 /* ISRC2_INT2_ENA */
- #define ARIZONA_ISRC2_INT2_ENA_SHIFT 13 /* ISRC2_INT2_ENA */
- #define ARIZONA_ISRC2_INT2_ENA_WIDTH 1 /* ISRC2_INT2_ENA */
- #define ARIZONA_ISRC2_INT3_ENA 0x1000 /* ISRC2_INT3_ENA */
- #define ARIZONA_ISRC2_INT3_ENA_MASK 0x1000 /* ISRC2_INT3_ENA */
- #define ARIZONA_ISRC2_INT3_ENA_SHIFT 12 /* ISRC2_INT3_ENA */
- #define ARIZONA_ISRC2_INT3_ENA_WIDTH 1 /* ISRC2_INT3_ENA */
- #define ARIZONA_ISRC2_DEC0_ENA 0x0200 /* ISRC2_DEC0_ENA */
- #define ARIZONA_ISRC2_DEC0_ENA_MASK 0x0200 /* ISRC2_DEC0_ENA */
- #define ARIZONA_ISRC2_DEC0_ENA_SHIFT 9 /* ISRC2_DEC0_ENA */
- #define ARIZONA_ISRC2_DEC0_ENA_WIDTH 1 /* ISRC2_DEC0_ENA */
- #define ARIZONA_ISRC2_DEC1_ENA 0x0100 /* ISRC2_DEC1_ENA */
- #define ARIZONA_ISRC2_DEC1_ENA_MASK 0x0100 /* ISRC2_DEC1_ENA */
- #define ARIZONA_ISRC2_DEC1_ENA_SHIFT 8 /* ISRC2_DEC1_ENA */
- #define ARIZONA_ISRC2_DEC1_ENA_WIDTH 1 /* ISRC2_DEC1_ENA */
- #define ARIZONA_ISRC2_DEC2_ENA 0x0080 /* ISRC2_DEC2_ENA */
- #define ARIZONA_ISRC2_DEC2_ENA_MASK 0x0080 /* ISRC2_DEC2_ENA */
- #define ARIZONA_ISRC2_DEC2_ENA_SHIFT 7 /* ISRC2_DEC2_ENA */
- #define ARIZONA_ISRC2_DEC2_ENA_WIDTH 1 /* ISRC2_DEC2_ENA */
- #define ARIZONA_ISRC2_DEC3_ENA 0x0040 /* ISRC2_DEC3_ENA */
- #define ARIZONA_ISRC2_DEC3_ENA_MASK 0x0040 /* ISRC2_DEC3_ENA */
- #define ARIZONA_ISRC2_DEC3_ENA_SHIFT 6 /* ISRC2_DEC3_ENA */
- #define ARIZONA_ISRC2_DEC3_ENA_WIDTH 1 /* ISRC2_DEC3_ENA */
- #define ARIZONA_ISRC2_NOTCH_ENA 0x0001 /* ISRC2_NOTCH_ENA */
- #define ARIZONA_ISRC2_NOTCH_ENA_MASK 0x0001 /* ISRC2_NOTCH_ENA */
- #define ARIZONA_ISRC2_NOTCH_ENA_SHIFT 0 /* ISRC2_NOTCH_ENA */
- #define ARIZONA_ISRC2_NOTCH_ENA_WIDTH 1 /* ISRC2_NOTCH_ENA */
- /*
- * R3830 (0xEF6) - ISRC 3 CTRL 1
- */
- #define ARIZONA_ISRC3_FSH_MASK 0x7800 /* ISRC3_FSH - [14:11] */
- #define ARIZONA_ISRC3_FSH_SHIFT 11 /* ISRC3_FSH - [14:11] */
- #define ARIZONA_ISRC3_FSH_WIDTH 4 /* ISRC3_FSH - [14:11] */
- #define ARIZONA_ISRC3_CLK_SEL_MASK 0x0700 /* ISRC3_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC3_CLK_SEL_SHIFT 8 /* ISRC3_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC3_CLK_SEL_WIDTH 3 /* ISRC3_CLK_SEL - [10:8] */
- /*
- * R3831 (0xEF7) - ISRC 3 CTRL 2
- */
- #define ARIZONA_ISRC3_FSL_MASK 0x7800 /* ISRC3_FSL - [14:11] */
- #define ARIZONA_ISRC3_FSL_SHIFT 11 /* ISRC3_FSL - [14:11] */
- #define ARIZONA_ISRC3_FSL_WIDTH 4 /* ISRC3_FSL - [14:11] */
- /*
- * R3832 (0xEF8) - ISRC 3 CTRL 3
- */
- #define ARIZONA_ISRC3_INT0_ENA 0x8000 /* ISRC3_INT0_ENA */
- #define ARIZONA_ISRC3_INT0_ENA_MASK 0x8000 /* ISRC3_INT0_ENA */
- #define ARIZONA_ISRC3_INT0_ENA_SHIFT 15 /* ISRC3_INT0_ENA */
- #define ARIZONA_ISRC3_INT0_ENA_WIDTH 1 /* ISRC3_INT0_ENA */
- #define ARIZONA_ISRC3_INT1_ENA 0x4000 /* ISRC3_INT1_ENA */
- #define ARIZONA_ISRC3_INT1_ENA_MASK 0x4000 /* ISRC3_INT1_ENA */
- #define ARIZONA_ISRC3_INT1_ENA_SHIFT 14 /* ISRC3_INT1_ENA */
- #define ARIZONA_ISRC3_INT1_ENA_WIDTH 1 /* ISRC3_INT1_ENA */
- #define ARIZONA_ISRC3_INT2_ENA 0x2000 /* ISRC3_INT2_ENA */
- #define ARIZONA_ISRC3_INT2_ENA_MASK 0x2000 /* ISRC3_INT2_ENA */
- #define ARIZONA_ISRC3_INT2_ENA_SHIFT 13 /* ISRC3_INT2_ENA */
- #define ARIZONA_ISRC3_INT2_ENA_WIDTH 1 /* ISRC3_INT2_ENA */
- #define ARIZONA_ISRC3_INT3_ENA 0x1000 /* ISRC3_INT3_ENA */
- #define ARIZONA_ISRC3_INT3_ENA_MASK 0x1000 /* ISRC3_INT3_ENA */
- #define ARIZONA_ISRC3_INT3_ENA_SHIFT 12 /* ISRC3_INT3_ENA */
- #define ARIZONA_ISRC3_INT3_ENA_WIDTH 1 /* ISRC3_INT3_ENA */
- #define ARIZONA_ISRC3_DEC0_ENA 0x0200 /* ISRC3_DEC0_ENA */
- #define ARIZONA_ISRC3_DEC0_ENA_MASK 0x0200 /* ISRC3_DEC0_ENA */
- #define ARIZONA_ISRC3_DEC0_ENA_SHIFT 9 /* ISRC3_DEC0_ENA */
- #define ARIZONA_ISRC3_DEC0_ENA_WIDTH 1 /* ISRC3_DEC0_ENA */
- #define ARIZONA_ISRC3_DEC1_ENA 0x0100 /* ISRC3_DEC1_ENA */
- #define ARIZONA_ISRC3_DEC1_ENA_MASK 0x0100 /* ISRC3_DEC1_ENA */
- #define ARIZONA_ISRC3_DEC1_ENA_SHIFT 8 /* ISRC3_DEC1_ENA */
- #define ARIZONA_ISRC3_DEC1_ENA_WIDTH 1 /* ISRC3_DEC1_ENA */
- #define ARIZONA_ISRC3_DEC2_ENA 0x0080 /* ISRC3_DEC2_ENA */
- #define ARIZONA_ISRC3_DEC2_ENA_MASK 0x0080 /* ISRC3_DEC2_ENA */
- #define ARIZONA_ISRC3_DEC2_ENA_SHIFT 7 /* ISRC3_DEC2_ENA */
- #define ARIZONA_ISRC3_DEC2_ENA_WIDTH 1 /* ISRC3_DEC2_ENA */
- #define ARIZONA_ISRC3_DEC3_ENA 0x0040 /* ISRC3_DEC3_ENA */
- #define ARIZONA_ISRC3_DEC3_ENA_MASK 0x0040 /* ISRC3_DEC3_ENA */
- #define ARIZONA_ISRC3_DEC3_ENA_SHIFT 6 /* ISRC3_DEC3_ENA */
- #define ARIZONA_ISRC3_DEC3_ENA_WIDTH 1 /* ISRC3_DEC3_ENA */
- #define ARIZONA_ISRC3_NOTCH_ENA 0x0001 /* ISRC3_NOTCH_ENA */
- #define ARIZONA_ISRC3_NOTCH_ENA_MASK 0x0001 /* ISRC3_NOTCH_ENA */
- #define ARIZONA_ISRC3_NOTCH_ENA_SHIFT 0 /* ISRC3_NOTCH_ENA */
- #define ARIZONA_ISRC3_NOTCH_ENA_WIDTH 1 /* ISRC3_NOTCH_ENA */
- /*
- * R4352 (0x1100) - DSP1 Control 1
- */
- #define ARIZONA_DSP1_RATE_MASK 0x7800 /* DSP1_RATE - [14:11] */
- #define ARIZONA_DSP1_RATE_SHIFT 11 /* DSP1_RATE - [14:11] */
- #define ARIZONA_DSP1_RATE_WIDTH 4 /* DSP1_RATE - [14:11] */
- #define ARIZONA_DSP1_MEM_ENA 0x0010 /* DSP1_MEM_ENA */
- #define ARIZONA_DSP1_MEM_ENA_MASK 0x0010 /* DSP1_MEM_ENA */
- #define ARIZONA_DSP1_MEM_ENA_SHIFT 4 /* DSP1_MEM_ENA */
- #define ARIZONA_DSP1_MEM_ENA_WIDTH 1 /* DSP1_MEM_ENA */
- #define ARIZONA_DSP1_SYS_ENA 0x0004 /* DSP1_SYS_ENA */
- #define ARIZONA_DSP1_SYS_ENA_MASK 0x0004 /* DSP1_SYS_ENA */
- #define ARIZONA_DSP1_SYS_ENA_SHIFT 2 /* DSP1_SYS_ENA */
- #define ARIZONA_DSP1_SYS_ENA_WIDTH 1 /* DSP1_SYS_ENA */
- #define ARIZONA_DSP1_CORE_ENA 0x0002 /* DSP1_CORE_ENA */
- #define ARIZONA_DSP1_CORE_ENA_MASK 0x0002 /* DSP1_CORE_ENA */
- #define ARIZONA_DSP1_CORE_ENA_SHIFT 1 /* DSP1_CORE_ENA */
- #define ARIZONA_DSP1_CORE_ENA_WIDTH 1 /* DSP1_CORE_ENA */
- #define ARIZONA_DSP1_START 0x0001 /* DSP1_START */
- #define ARIZONA_DSP1_START_MASK 0x0001 /* DSP1_START */
- #define ARIZONA_DSP1_START_SHIFT 0 /* DSP1_START */
- #define ARIZONA_DSP1_START_WIDTH 1 /* DSP1_START */
- /*
- * R4353 (0x1101) - DSP1 Clocking 1
- */
- #define ARIZONA_DSP1_CLK_SEL_MASK 0x0007 /* DSP1_CLK_SEL - [2:0] */
- #define ARIZONA_DSP1_CLK_SEL_SHIFT 0 /* DSP1_CLK_SEL - [2:0] */
- #define ARIZONA_DSP1_CLK_SEL_WIDTH 3 /* DSP1_CLK_SEL - [2:0] */
- /*
- * R4356 (0x1104) - DSP1 Status 1
- */
- #define ARIZONA_DSP1_RAM_RDY 0x0001 /* DSP1_RAM_RDY */
- #define ARIZONA_DSP1_RAM_RDY_MASK 0x0001 /* DSP1_RAM_RDY */
- #define ARIZONA_DSP1_RAM_RDY_SHIFT 0 /* DSP1_RAM_RDY */
- #define ARIZONA_DSP1_RAM_RDY_WIDTH 1 /* DSP1_RAM_RDY */
- /*
- * R4357 (0x1105) - DSP1 Status 2
- */
- #define ARIZONA_DSP1_PING_FULL 0x8000 /* DSP1_PING_FULL */
- #define ARIZONA_DSP1_PING_FULL_MASK 0x8000 /* DSP1_PING_FULL */
- #define ARIZONA_DSP1_PING_FULL_SHIFT 15 /* DSP1_PING_FULL */
- #define ARIZONA_DSP1_PING_FULL_WIDTH 1 /* DSP1_PING_FULL */
- #define ARIZONA_DSP1_PONG_FULL 0x4000 /* DSP1_PONG_FULL */
- #define ARIZONA_DSP1_PONG_FULL_MASK 0x4000 /* DSP1_PONG_FULL */
- #define ARIZONA_DSP1_PONG_FULL_SHIFT 14 /* DSP1_PONG_FULL */
- #define ARIZONA_DSP1_PONG_FULL_WIDTH 1 /* DSP1_PONG_FULL */
- #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_MASK 0x00FF /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
- #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_SHIFT 0 /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
- #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_WIDTH 8 /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
- #endif
|