dbx5x0.dtsi 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771
  1. /*
  2. * Copyright 2012 Linaro Ltd
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. #include <dt-bindings/interrupt-controller/irq.h>
  12. #include "skeleton.dtsi"
  13. / {
  14. soc {
  15. #address-cells = <1>;
  16. #size-cells = <1>;
  17. compatible = "stericsson,db8500";
  18. interrupt-parent = <&intc>;
  19. ranges;
  20. intc: interrupt-controller@a0411000 {
  21. compatible = "arm,cortex-a9-gic";
  22. #interrupt-cells = <3>;
  23. #address-cells = <1>;
  24. interrupt-controller;
  25. reg = <0xa0411000 0x1000>,
  26. <0xa0410100 0x100>;
  27. };
  28. L2: l2-cache {
  29. compatible = "arm,pl310-cache";
  30. reg = <0xa0412000 0x1000>;
  31. interrupts = <0 13 IRQ_TYPE_LEVEL_HIGH>;
  32. cache-unified;
  33. cache-level = <2>;
  34. };
  35. pmu {
  36. compatible = "arm,cortex-a9-pmu";
  37. interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
  38. };
  39. timer@a0410600 {
  40. compatible = "arm,cortex-a9-twd-timer";
  41. reg = <0xa0410600 0x20>;
  42. interrupts = <1 13 0x304>; /* IRQ level high per-CPU */
  43. };
  44. rtc@80154000 {
  45. compatible = "arm,rtc-pl031", "arm,primecell";
  46. reg = <0x80154000 0x1000>;
  47. interrupts = <0 18 IRQ_TYPE_LEVEL_HIGH>;
  48. };
  49. gpio0: gpio@8012e000 {
  50. compatible = "stericsson,db8500-gpio",
  51. "st,nomadik-gpio";
  52. reg = <0x8012e000 0x80>;
  53. interrupts = <0 119 IRQ_TYPE_LEVEL_HIGH>;
  54. interrupt-controller;
  55. #interrupt-cells = <2>;
  56. st,supports-sleepmode;
  57. gpio-controller;
  58. #gpio-cells = <2>;
  59. gpio-bank = <0>;
  60. };
  61. gpio1: gpio@8012e080 {
  62. compatible = "stericsson,db8500-gpio",
  63. "st,nomadik-gpio";
  64. reg = <0x8012e080 0x80>;
  65. interrupts = <0 120 IRQ_TYPE_LEVEL_HIGH>;
  66. interrupt-controller;
  67. #interrupt-cells = <2>;
  68. st,supports-sleepmode;
  69. gpio-controller;
  70. #gpio-cells = <2>;
  71. gpio-bank = <1>;
  72. };
  73. gpio2: gpio@8000e000 {
  74. compatible = "stericsson,db8500-gpio",
  75. "st,nomadik-gpio";
  76. reg = <0x8000e000 0x80>;
  77. interrupts = <0 121 IRQ_TYPE_LEVEL_HIGH>;
  78. interrupt-controller;
  79. #interrupt-cells = <2>;
  80. st,supports-sleepmode;
  81. gpio-controller;
  82. #gpio-cells = <2>;
  83. gpio-bank = <2>;
  84. };
  85. gpio3: gpio@8000e080 {
  86. compatible = "stericsson,db8500-gpio",
  87. "st,nomadik-gpio";
  88. reg = <0x8000e080 0x80>;
  89. interrupts = <0 122 IRQ_TYPE_LEVEL_HIGH>;
  90. interrupt-controller;
  91. #interrupt-cells = <2>;
  92. st,supports-sleepmode;
  93. gpio-controller;
  94. #gpio-cells = <2>;
  95. gpio-bank = <3>;
  96. };
  97. gpio4: gpio@8000e100 {
  98. compatible = "stericsson,db8500-gpio",
  99. "st,nomadik-gpio";
  100. reg = <0x8000e100 0x80>;
  101. interrupts = <0 123 IRQ_TYPE_LEVEL_HIGH>;
  102. interrupt-controller;
  103. #interrupt-cells = <2>;
  104. st,supports-sleepmode;
  105. gpio-controller;
  106. #gpio-cells = <2>;
  107. gpio-bank = <4>;
  108. };
  109. gpio5: gpio@8000e180 {
  110. compatible = "stericsson,db8500-gpio",
  111. "st,nomadik-gpio";
  112. reg = <0x8000e180 0x80>;
  113. interrupts = <0 124 IRQ_TYPE_LEVEL_HIGH>;
  114. interrupt-controller;
  115. #interrupt-cells = <2>;
  116. st,supports-sleepmode;
  117. gpio-controller;
  118. #gpio-cells = <2>;
  119. gpio-bank = <5>;
  120. };
  121. gpio6: gpio@8011e000 {
  122. compatible = "stericsson,db8500-gpio",
  123. "st,nomadik-gpio";
  124. reg = <0x8011e000 0x80>;
  125. interrupts = <0 125 IRQ_TYPE_LEVEL_HIGH>;
  126. interrupt-controller;
  127. #interrupt-cells = <2>;
  128. st,supports-sleepmode;
  129. gpio-controller;
  130. #gpio-cells = <2>;
  131. gpio-bank = <6>;
  132. };
  133. gpio7: gpio@8011e080 {
  134. compatible = "stericsson,db8500-gpio",
  135. "st,nomadik-gpio";
  136. reg = <0x8011e080 0x80>;
  137. interrupts = <0 126 IRQ_TYPE_LEVEL_HIGH>;
  138. interrupt-controller;
  139. #interrupt-cells = <2>;
  140. st,supports-sleepmode;
  141. gpio-controller;
  142. #gpio-cells = <2>;
  143. gpio-bank = <7>;
  144. };
  145. gpio8: gpio@a03fe000 {
  146. compatible = "stericsson,db8500-gpio",
  147. "st,nomadik-gpio";
  148. reg = <0xa03fe000 0x80>;
  149. interrupts = <0 127 IRQ_TYPE_LEVEL_HIGH>;
  150. interrupt-controller;
  151. #interrupt-cells = <2>;
  152. st,supports-sleepmode;
  153. gpio-controller;
  154. #gpio-cells = <2>;
  155. gpio-bank = <8>;
  156. };
  157. pinctrl {
  158. compatible = "stericsson,db8500-pinctrl";
  159. prcm = <&prcmu>;
  160. };
  161. usb_per5@a03e0000 {
  162. compatible = "stericsson,db8500-musb",
  163. "mentor,musb";
  164. reg = <0xa03e0000 0x10000>;
  165. interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
  166. interrupt-names = "mc";
  167. dr_mode = "otg";
  168. dmas = <&dma 38 0 0x2>, /* Logical - DevToMem */
  169. <&dma 38 0 0x0>, /* Logical - MemToDev */
  170. <&dma 37 0 0x2>, /* Logical - DevToMem */
  171. <&dma 37 0 0x0>, /* Logical - MemToDev */
  172. <&dma 36 0 0x2>, /* Logical - DevToMem */
  173. <&dma 36 0 0x0>, /* Logical - MemToDev */
  174. <&dma 19 0 0x2>, /* Logical - DevToMem */
  175. <&dma 19 0 0x0>, /* Logical - MemToDev */
  176. <&dma 18 0 0x2>, /* Logical - DevToMem */
  177. <&dma 18 0 0x0>, /* Logical - MemToDev */
  178. <&dma 17 0 0x2>, /* Logical - DevToMem */
  179. <&dma 17 0 0x0>, /* Logical - MemToDev */
  180. <&dma 16 0 0x2>, /* Logical - DevToMem */
  181. <&dma 16 0 0x0>, /* Logical - MemToDev */
  182. <&dma 39 0 0x2>, /* Logical - DevToMem */
  183. <&dma 39 0 0x0>; /* Logical - MemToDev */
  184. dma-names = "iep_1_9", "oep_1_9",
  185. "iep_2_10", "oep_2_10",
  186. "iep_3_11", "oep_3_11",
  187. "iep_4_12", "oep_4_12",
  188. "iep_5_13", "oep_5_13",
  189. "iep_6_14", "oep_6_14",
  190. "iep_7_15", "oep_7_15",
  191. "iep_8", "oep_8";
  192. };
  193. dma: dma-controller@801C0000 {
  194. compatible = "stericsson,db8500-dma40", "stericsson,dma40";
  195. reg = <0x801C0000 0x1000 0x40010000 0x800>;
  196. reg-names = "base", "lcpa";
  197. interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>;
  198. #dma-cells = <3>;
  199. memcpy-channels = <56 57 58 59 60>;
  200. };
  201. prcmu: prcmu@80157000 {
  202. compatible = "stericsson,db8500-prcmu";
  203. reg = <0x80157000 0x2000>, <0x801b0000 0x8000>, <0x801b8000 0x1000>;
  204. reg-names = "prcmu", "prcmu-tcpm", "prcmu-tcdm";
  205. interrupts = <0 47 IRQ_TYPE_LEVEL_HIGH>;
  206. #address-cells = <1>;
  207. #size-cells = <1>;
  208. interrupt-controller;
  209. #interrupt-cells = <2>;
  210. ranges;
  211. prcmu-timer-4@80157450 {
  212. compatible = "stericsson,db8500-prcmu-timer-4";
  213. reg = <0x80157450 0xC>;
  214. };
  215. thermal@801573c0 {
  216. compatible = "stericsson,db8500-thermal";
  217. reg = <0x801573c0 0x40>;
  218. interrupts = <21 IRQ_TYPE_LEVEL_HIGH>,
  219. <22 IRQ_TYPE_LEVEL_HIGH>;
  220. interrupt-names = "IRQ_HOTMON_LOW", "IRQ_HOTMON_HIGH";
  221. status = "disabled";
  222. };
  223. db8500-prcmu-regulators {
  224. compatible = "stericsson,db8500-prcmu-regulator";
  225. // DB8500_REGULATOR_VAPE
  226. db8500_vape_reg: db8500_vape {
  227. regulator-compatible = "db8500_vape";
  228. regulator-always-on;
  229. };
  230. // DB8500_REGULATOR_VARM
  231. db8500_varm_reg: db8500_varm {
  232. regulator-compatible = "db8500_varm";
  233. };
  234. // DB8500_REGULATOR_VMODEM
  235. db8500_vmodem_reg: db8500_vmodem {
  236. regulator-compatible = "db8500_vmodem";
  237. };
  238. // DB8500_REGULATOR_VPLL
  239. db8500_vpll_reg: db8500_vpll {
  240. regulator-compatible = "db8500_vpll";
  241. };
  242. // DB8500_REGULATOR_VSMPS1
  243. db8500_vsmps1_reg: db8500_vsmps1 {
  244. regulator-compatible = "db8500_vsmps1";
  245. };
  246. // DB8500_REGULATOR_VSMPS2
  247. db8500_vsmps2_reg: db8500_vsmps2 {
  248. regulator-compatible = "db8500_vsmps2";
  249. };
  250. // DB8500_REGULATOR_VSMPS3
  251. db8500_vsmps3_reg: db8500_vsmps3 {
  252. regulator-compatible = "db8500_vsmps3";
  253. };
  254. // DB8500_REGULATOR_VRF1
  255. db8500_vrf1_reg: db8500_vrf1 {
  256. regulator-compatible = "db8500_vrf1";
  257. };
  258. // DB8500_REGULATOR_SWITCH_SVAMMDSP
  259. db8500_sva_mmdsp_reg: db8500_sva_mmdsp {
  260. regulator-compatible = "db8500_sva_mmdsp";
  261. };
  262. // DB8500_REGULATOR_SWITCH_SVAMMDSPRET
  263. db8500_sva_mmdsp_ret_reg: db8500_sva_mmdsp_ret {
  264. regulator-compatible = "db8500_sva_mmdsp_ret";
  265. };
  266. // DB8500_REGULATOR_SWITCH_SVAPIPE
  267. db8500_sva_pipe_reg: db8500_sva_pipe {
  268. regulator-compatible = "db8500_sva_pipe";
  269. };
  270. // DB8500_REGULATOR_SWITCH_SIAMMDSP
  271. db8500_sia_mmdsp_reg: db8500_sia_mmdsp {
  272. regulator-compatible = "db8500_sia_mmdsp";
  273. };
  274. // DB8500_REGULATOR_SWITCH_SIAMMDSPRET
  275. db8500_sia_mmdsp_ret_reg: db8500_sia_mmdsp_ret {
  276. };
  277. // DB8500_REGULATOR_SWITCH_SIAPIPE
  278. db8500_sia_pipe_reg: db8500_sia_pipe {
  279. regulator-compatible = "db8500_sia_pipe";
  280. };
  281. // DB8500_REGULATOR_SWITCH_SGA
  282. db8500_sga_reg: db8500_sga {
  283. regulator-compatible = "db8500_sga";
  284. vin-supply = <&db8500_vape_reg>;
  285. };
  286. // DB8500_REGULATOR_SWITCH_B2R2_MCDE
  287. db8500_b2r2_mcde_reg: db8500_b2r2_mcde {
  288. regulator-compatible = "db8500_b2r2_mcde";
  289. vin-supply = <&db8500_vape_reg>;
  290. };
  291. // DB8500_REGULATOR_SWITCH_ESRAM12
  292. db8500_esram12_reg: db8500_esram12 {
  293. regulator-compatible = "db8500_esram12";
  294. };
  295. // DB8500_REGULATOR_SWITCH_ESRAM12RET
  296. db8500_esram12_ret_reg: db8500_esram12_ret {
  297. regulator-compatible = "db8500_esram12_ret";
  298. };
  299. // DB8500_REGULATOR_SWITCH_ESRAM34
  300. db8500_esram34_reg: db8500_esram34 {
  301. regulator-compatible = "db8500_esram34";
  302. };
  303. // DB8500_REGULATOR_SWITCH_ESRAM34RET
  304. db8500_esram34_ret_reg: db8500_esram34_ret {
  305. regulator-compatible = "db8500_esram34_ret";
  306. };
  307. };
  308. ab8500 {
  309. compatible = "stericsson,ab8500";
  310. interrupt-parent = <&intc>;
  311. interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>;
  312. interrupt-controller;
  313. #interrupt-cells = <2>;
  314. ab8500-rtc {
  315. compatible = "stericsson,ab8500-rtc";
  316. interrupts = <17 IRQ_TYPE_LEVEL_HIGH
  317. 18 IRQ_TYPE_LEVEL_HIGH>;
  318. interrupt-names = "60S", "ALARM";
  319. };
  320. ab8500-gpadc {
  321. compatible = "stericsson,ab8500-gpadc";
  322. interrupts = <32 IRQ_TYPE_LEVEL_HIGH
  323. 39 IRQ_TYPE_LEVEL_HIGH>;
  324. interrupt-names = "HW_CONV_END", "SW_CONV_END";
  325. vddadc-supply = <&ab8500_ldo_tvout_reg>;
  326. };
  327. ab8500_battery: ab8500_battery {
  328. stericsson,battery-type = "LIPO";
  329. thermistor-on-batctrl;
  330. };
  331. ab8500_fg {
  332. compatible = "stericsson,ab8500-fg";
  333. battery = <&ab8500_battery>;
  334. };
  335. ab8500_btemp {
  336. compatible = "stericsson,ab8500-btemp";
  337. battery = <&ab8500_battery>;
  338. };
  339. ab8500_charger {
  340. compatible = "stericsson,ab8500-charger";
  341. battery = <&ab8500_battery>;
  342. vddadc-supply = <&ab8500_ldo_tvout_reg>;
  343. };
  344. ab8500_chargalg {
  345. compatible = "stericsson,ab8500-chargalg";
  346. battery = <&ab8500_battery>;
  347. };
  348. ab8500_usb {
  349. compatible = "stericsson,ab8500-usb";
  350. interrupts = < 90 IRQ_TYPE_LEVEL_HIGH
  351. 96 IRQ_TYPE_LEVEL_HIGH
  352. 14 IRQ_TYPE_LEVEL_HIGH
  353. 15 IRQ_TYPE_LEVEL_HIGH
  354. 79 IRQ_TYPE_LEVEL_HIGH
  355. 74 IRQ_TYPE_LEVEL_HIGH
  356. 75 IRQ_TYPE_LEVEL_HIGH>;
  357. interrupt-names = "ID_WAKEUP_R",
  358. "ID_WAKEUP_F",
  359. "VBUS_DET_F",
  360. "VBUS_DET_R",
  361. "USB_LINK_STATUS",
  362. "USB_ADP_PROBE_PLUG",
  363. "USB_ADP_PROBE_UNPLUG";
  364. vddulpivio18-supply = <&ab8500_ldo_intcore_reg>;
  365. v-ape-supply = <&db8500_vape_reg>;
  366. musb_1v8-supply = <&db8500_vsmps2_reg>;
  367. };
  368. ab8500-ponkey {
  369. compatible = "stericsson,ab8500-poweron-key";
  370. interrupts = <6 IRQ_TYPE_LEVEL_HIGH
  371. 7 IRQ_TYPE_LEVEL_HIGH>;
  372. interrupt-names = "ONKEY_DBF", "ONKEY_DBR";
  373. };
  374. ab8500-sysctrl {
  375. compatible = "stericsson,ab8500-sysctrl";
  376. };
  377. ab8500-pwm {
  378. compatible = "stericsson,ab8500-pwm";
  379. };
  380. ab8500-debugfs {
  381. compatible = "stericsson,ab8500-debug";
  382. };
  383. codec: ab8500-codec {
  384. compatible = "stericsson,ab8500-codec";
  385. stericsson,earpeice-cmv = <950>; /* Units in mV. */
  386. };
  387. ab8500-regulators {
  388. compatible = "stericsson,ab8500-regulator";
  389. // supplies to the display/camera
  390. ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {
  391. regulator-compatible = "ab8500_ldo_aux1";
  392. regulator-min-microvolt = <2500000>;
  393. regulator-max-microvolt = <2900000>;
  394. regulator-boot-on;
  395. /* BUG: If turned off MMC will be affected. */
  396. regulator-always-on;
  397. };
  398. // supplies to the on-board eMMC
  399. ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {
  400. regulator-compatible = "ab8500_ldo_aux2";
  401. regulator-min-microvolt = <1100000>;
  402. regulator-max-microvolt = <3300000>;
  403. };
  404. // supply for VAUX3; SDcard slots
  405. ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {
  406. regulator-compatible = "ab8500_ldo_aux3";
  407. regulator-min-microvolt = <1100000>;
  408. regulator-max-microvolt = <3300000>;
  409. };
  410. // supply for v-intcore12; VINTCORE12 LDO
  411. ab8500_ldo_intcore_reg: ab8500_ldo_intcore {
  412. regulator-compatible = "ab8500_ldo_intcore";
  413. };
  414. // supply for tvout; gpadc; TVOUT LDO
  415. ab8500_ldo_tvout_reg: ab8500_ldo_tvout {
  416. regulator-compatible = "ab8500_ldo_tvout";
  417. };
  418. // supply for ab8500-usb; USB LDO
  419. ab8500_ldo_usb_reg: ab8500_ldo_usb {
  420. regulator-compatible = "ab8500_ldo_usb";
  421. };
  422. // supply for ab8500-vaudio; VAUDIO LDO
  423. ab8500_ldo_audio_reg: ab8500_ldo_audio {
  424. regulator-compatible = "ab8500_ldo_audio";
  425. };
  426. // supply for v-anamic1 VAMIC1 LDO
  427. ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {
  428. regulator-compatible = "ab8500_ldo_anamic1";
  429. };
  430. // supply for v-amic2; VAMIC2 LDO; reuse constants for AMIC1
  431. ab8500_ldo_anamic2_reg: ab8500_ldo_anamic2 {
  432. regulator-compatible = "ab8500_ldo_anamic2";
  433. };
  434. // supply for v-dmic; VDMIC LDO
  435. ab8500_ldo_dmic_reg: ab8500_ldo_dmic {
  436. regulator-compatible = "ab8500_ldo_dmic";
  437. };
  438. // supply for U8500 CSI/DSI; VANA LDO
  439. ab8500_ldo_ana_reg: ab8500_ldo_ana {
  440. regulator-compatible = "ab8500_ldo_ana";
  441. };
  442. };
  443. };
  444. };
  445. i2c@80004000 {
  446. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
  447. reg = <0x80004000 0x1000>;
  448. interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
  449. arm,primecell-periphid = <0x180024>;
  450. #address-cells = <1>;
  451. #size-cells = <0>;
  452. v-i2c-supply = <&db8500_vape_reg>;
  453. clock-frequency = <400000>;
  454. };
  455. i2c@80122000 {
  456. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
  457. reg = <0x80122000 0x1000>;
  458. interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>;
  459. arm,primecell-periphid = <0x180024>;
  460. #address-cells = <1>;
  461. #size-cells = <0>;
  462. v-i2c-supply = <&db8500_vape_reg>;
  463. clock-frequency = <400000>;
  464. };
  465. i2c@80128000 {
  466. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
  467. reg = <0x80128000 0x1000>;
  468. interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>;
  469. arm,primecell-periphid = <0x180024>;
  470. #address-cells = <1>;
  471. #size-cells = <0>;
  472. v-i2c-supply = <&db8500_vape_reg>;
  473. clock-frequency = <400000>;
  474. };
  475. i2c@80110000 {
  476. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
  477. reg = <0x80110000 0x1000>;
  478. interrupts = <0 12 IRQ_TYPE_LEVEL_HIGH>;
  479. arm,primecell-periphid = <0x180024>;
  480. #address-cells = <1>;
  481. #size-cells = <0>;
  482. v-i2c-supply = <&db8500_vape_reg>;
  483. clock-frequency = <400000>;
  484. };
  485. i2c@8012a000 {
  486. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
  487. reg = <0x8012a000 0x1000>;
  488. interrupts = <0 51 IRQ_TYPE_LEVEL_HIGH>;
  489. arm,primecell-periphid = <0x180024>;
  490. #address-cells = <1>;
  491. #size-cells = <0>;
  492. v-i2c-supply = <&db8500_vape_reg>;
  493. clock-frequency = <400000>;
  494. };
  495. ssp@80002000 {
  496. compatible = "arm,pl022", "arm,primecell";
  497. reg = <0x80002000 0x1000>;
  498. interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>;
  499. #address-cells = <1>;
  500. #size-cells = <0>;
  501. status = "disabled";
  502. };
  503. uart@80120000 {
  504. compatible = "arm,pl011", "arm,primecell";
  505. reg = <0x80120000 0x1000>;
  506. interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>;
  507. dmas = <&dma 13 0 0x2>, /* Logical - DevToMem */
  508. <&dma 13 0 0x0>; /* Logical - MemToDev */
  509. dma-names = "rx", "tx";
  510. status = "disabled";
  511. };
  512. uart@80121000 {
  513. compatible = "arm,pl011", "arm,primecell";
  514. reg = <0x80121000 0x1000>;
  515. interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>;
  516. dmas = <&dma 12 0 0x2>, /* Logical - DevToMem */
  517. <&dma 12 0 0x0>; /* Logical - MemToDev */
  518. dma-names = "rx", "tx";
  519. status = "disabled";
  520. };
  521. uart@80007000 {
  522. compatible = "arm,pl011", "arm,primecell";
  523. reg = <0x80007000 0x1000>;
  524. interrupts = <0 26 IRQ_TYPE_LEVEL_HIGH>;
  525. dmas = <&dma 11 0 0x2>, /* Logical - DevToMem */
  526. <&dma 11 0 0x0>; /* Logical - MemToDev */
  527. dma-names = "rx", "tx";
  528. status = "disabled";
  529. };
  530. sdi0_per1@80126000 {
  531. compatible = "arm,pl18x", "arm,primecell";
  532. reg = <0x80126000 0x1000>;
  533. interrupts = <0 60 IRQ_TYPE_LEVEL_HIGH>;
  534. dmas = <&dma 29 0 0x2>, /* Logical - DevToMem */
  535. <&dma 29 0 0x0>; /* Logical - MemToDev */
  536. dma-names = "rx", "tx";
  537. status = "disabled";
  538. };
  539. sdi1_per2@80118000 {
  540. compatible = "arm,pl18x", "arm,primecell";
  541. reg = <0x80118000 0x1000>;
  542. interrupts = <0 50 IRQ_TYPE_LEVEL_HIGH>;
  543. dmas = <&dma 32 0 0x2>, /* Logical - DevToMem */
  544. <&dma 32 0 0x0>; /* Logical - MemToDev */
  545. dma-names = "rx", "tx";
  546. status = "disabled";
  547. };
  548. sdi2_per3@80005000 {
  549. compatible = "arm,pl18x", "arm,primecell";
  550. reg = <0x80005000 0x1000>;
  551. interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
  552. dmas = <&dma 28 0 0x2>, /* Logical - DevToMem */
  553. <&dma 28 0 0x0>; /* Logical - MemToDev */
  554. dma-names = "rx", "tx";
  555. status = "disabled";
  556. };
  557. sdi3_per2@80119000 {
  558. compatible = "arm,pl18x", "arm,primecell";
  559. reg = <0x80119000 0x1000>;
  560. interrupts = <0 59 IRQ_TYPE_LEVEL_HIGH>;
  561. status = "disabled";
  562. };
  563. sdi4_per2@80114000 {
  564. compatible = "arm,pl18x", "arm,primecell";
  565. reg = <0x80114000 0x1000>;
  566. interrupts = <0 99 IRQ_TYPE_LEVEL_HIGH>;
  567. dmas = <&dma 42 0 0x2>, /* Logical - DevToMem */
  568. <&dma 42 0 0x0>; /* Logical - MemToDev */
  569. dma-names = "rx", "tx";
  570. status = "disabled";
  571. };
  572. sdi5_per3@80008000 {
  573. compatible = "arm,pl18x", "arm,primecell";
  574. reg = <0x80008000 0x1000>;
  575. interrupts = <0 100 IRQ_TYPE_LEVEL_HIGH>;
  576. status = "disabled";
  577. };
  578. msp0: msp@80123000 {
  579. compatible = "stericsson,ux500-msp-i2s";
  580. reg = <0x80123000 0x1000>;
  581. interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
  582. v-ape-supply = <&db8500_vape_reg>;
  583. status = "disabled";
  584. };
  585. msp1: msp@80124000 {
  586. compatible = "stericsson,ux500-msp-i2s";
  587. reg = <0x80124000 0x1000>;
  588. interrupts = <0 62 IRQ_TYPE_LEVEL_HIGH>;
  589. v-ape-supply = <&db8500_vape_reg>;
  590. status = "disabled";
  591. };
  592. // HDMI sound
  593. msp2: msp@80117000 {
  594. compatible = "stericsson,ux500-msp-i2s";
  595. reg = <0x80117000 0x1000>;
  596. interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>;
  597. v-ape-supply = <&db8500_vape_reg>;
  598. status = "disabled";
  599. };
  600. msp3: msp@80125000 {
  601. compatible = "stericsson,ux500-msp-i2s";
  602. reg = <0x80125000 0x1000>;
  603. interrupts = <0 62 IRQ_TYPE_LEVEL_HIGH>;
  604. v-ape-supply = <&db8500_vape_reg>;
  605. status = "disabled";
  606. };
  607. external-bus@50000000 {
  608. compatible = "simple-bus";
  609. reg = <0x50000000 0x4000000>;
  610. #address-cells = <1>;
  611. #size-cells = <1>;
  612. ranges = <0 0x50000000 0x4000000>;
  613. status = "disabled";
  614. };
  615. cpufreq-cooling {
  616. compatible = "stericsson,db8500-cpufreq-cooling";
  617. status = "disabled";
  618. };
  619. vmmci: regulator-gpio {
  620. compatible = "regulator-gpio";
  621. regulator-min-microvolt = <1800000>;
  622. regulator-max-microvolt = <2900000>;
  623. regulator-name = "mmci-reg";
  624. regulator-type = "voltage";
  625. startup-delay-us = <100>;
  626. enable-active-high;
  627. states = <1800000 0x1
  628. 2900000 0x0>;
  629. status = "disabled";
  630. };
  631. cryp@a03cb000 {
  632. compatible = "stericsson,ux500-cryp";
  633. reg = <0xa03cb000 0x1000>;
  634. interrupts = <0 15 IRQ_TYPE_LEVEL_HIGH>;
  635. v-ape-supply = <&db8500_vape_reg>;
  636. };
  637. hash@a03c2000 {
  638. compatible = "stericsson,ux500-hash";
  639. reg = <0xa03c2000 0x1000>;
  640. v-ape-supply = <&db8500_vape_reg>;
  641. };
  642. };
  643. };