irq-pm.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /* arch/arm/plat-s3c64xx/irq-pm.c
  2. *
  3. * Copyright 2008 Openmoko, Inc.
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * S3C64XX - Interrupt handling Power Management
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. /*
  15. * NOTE: Code in this file is not used when booting with Device Tree support.
  16. */
  17. #include <linux/kernel.h>
  18. #include <linux/syscore_ops.h>
  19. #include <linux/interrupt.h>
  20. #include <linux/serial_core.h>
  21. #include <linux/irq.h>
  22. #include <linux/io.h>
  23. #include <linux/of.h>
  24. #include <mach/map.h>
  25. #include <plat/regs-serial.h>
  26. #include <mach/regs-gpio.h>
  27. #include <plat/cpu.h>
  28. #include <plat/pm.h>
  29. /* We handled all the IRQ types in this code, to save having to make several
  30. * small files to handle each different type separately. Having the EINT_GRP
  31. * code here shouldn't be as much bloat as the IRQ table space needed when
  32. * they are enabled. The added benefit is we ensure that these registers are
  33. * in the same state as we suspended.
  34. */
  35. static struct sleep_save irq_save[] = {
  36. SAVE_ITEM(S3C64XX_PRIORITY),
  37. SAVE_ITEM(S3C64XX_EINT0CON0),
  38. SAVE_ITEM(S3C64XX_EINT0CON1),
  39. SAVE_ITEM(S3C64XX_EINT0FLTCON0),
  40. SAVE_ITEM(S3C64XX_EINT0FLTCON1),
  41. SAVE_ITEM(S3C64XX_EINT0FLTCON2),
  42. SAVE_ITEM(S3C64XX_EINT0FLTCON3),
  43. SAVE_ITEM(S3C64XX_EINT0MASK),
  44. };
  45. static struct irq_grp_save {
  46. u32 fltcon;
  47. u32 con;
  48. u32 mask;
  49. } eint_grp_save[5];
  50. static u32 irq_uart_mask[CONFIG_SERIAL_SAMSUNG_UARTS];
  51. static int s3c64xx_irq_pm_suspend(void)
  52. {
  53. struct irq_grp_save *grp = eint_grp_save;
  54. int i;
  55. S3C_PMDBG("%s: suspending IRQs\n", __func__);
  56. s3c_pm_do_save(irq_save, ARRAY_SIZE(irq_save));
  57. for (i = 0; i < CONFIG_SERIAL_SAMSUNG_UARTS; i++)
  58. irq_uart_mask[i] = __raw_readl(S3C_VA_UARTx(i) + S3C64XX_UINTM);
  59. for (i = 0; i < ARRAY_SIZE(eint_grp_save); i++, grp++) {
  60. grp->con = __raw_readl(S3C64XX_EINT12CON + (i * 4));
  61. grp->mask = __raw_readl(S3C64XX_EINT12MASK + (i * 4));
  62. grp->fltcon = __raw_readl(S3C64XX_EINT12FLTCON + (i * 4));
  63. }
  64. return 0;
  65. }
  66. static void s3c64xx_irq_pm_resume(void)
  67. {
  68. struct irq_grp_save *grp = eint_grp_save;
  69. int i;
  70. S3C_PMDBG("%s: resuming IRQs\n", __func__);
  71. s3c_pm_do_restore(irq_save, ARRAY_SIZE(irq_save));
  72. for (i = 0; i < CONFIG_SERIAL_SAMSUNG_UARTS; i++)
  73. __raw_writel(irq_uart_mask[i], S3C_VA_UARTx(i) + S3C64XX_UINTM);
  74. for (i = 0; i < ARRAY_SIZE(eint_grp_save); i++, grp++) {
  75. __raw_writel(grp->con, S3C64XX_EINT12CON + (i * 4));
  76. __raw_writel(grp->mask, S3C64XX_EINT12MASK + (i * 4));
  77. __raw_writel(grp->fltcon, S3C64XX_EINT12FLTCON + (i * 4));
  78. }
  79. S3C_PMDBG("%s: IRQ configuration restored\n", __func__);
  80. }
  81. static struct syscore_ops s3c64xx_irq_syscore_ops = {
  82. .suspend = s3c64xx_irq_pm_suspend,
  83. .resume = s3c64xx_irq_pm_resume,
  84. };
  85. static __init int s3c64xx_syscore_init(void)
  86. {
  87. /* Appropriate drivers (pinctrl, uart) handle this when using DT. */
  88. if (of_have_populated_dt())
  89. return 0;
  90. register_syscore_ops(&s3c64xx_irq_syscore_ops);
  91. return 0;
  92. }
  93. core_initcall(s3c64xx_syscore_init);