sama5d3_can.dtsi 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. /*
  2. * at91sama5d3_can.dtsi - Device Tree Include file for AT91SAM9x5 SoC with
  3. * CAN support
  4. *
  5. * Copyright (C) 2013 Boris BREZILLON <b.brezillon@overkiz.com>
  6. *
  7. * Licensed under GPLv2.
  8. */
  9. #include <dt-bindings/pinctrl/at91.h>
  10. #include <dt-bindings/interrupt-controller/irq.h>
  11. / {
  12. ahb {
  13. apb {
  14. pinctrl@fffff200 {
  15. can0 {
  16. pinctrl_can0_rx_tx: can0_rx_tx {
  17. atmel,pins =
  18. <AT91_PIOD 14 AT91_PERIPH_C AT91_PINCTRL_NONE /* PD14 periph C RX, conflicts with SCK0, SPI0_NPCS1 */
  19. AT91_PIOD 15 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PD15 periph C TX, conflicts with CTS0, SPI0_NPCS2 */
  20. };
  21. };
  22. can1 {
  23. pinctrl_can1_rx_tx: can1_rx_tx {
  24. atmel,pins =
  25. <AT91_PIOB 14 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB14 periph B RX, conflicts with GCRS */
  26. AT91_PIOB 15 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB15 periph B TX, conflicts with GCOL */
  27. };
  28. };
  29. };
  30. can0: can@f000c000 {
  31. compatible = "atmel,at91sam9x5-can";
  32. reg = <0xf000c000 0x300>;
  33. interrupts = <40 IRQ_TYPE_LEVEL_HIGH 3>;
  34. pinctrl-names = "default";
  35. pinctrl-0 = <&pinctrl_can0_rx_tx>;
  36. status = "disabled";
  37. };
  38. can1: can@f8010000 {
  39. compatible = "atmel,at91sam9x5-can";
  40. reg = <0xf8010000 0x300>;
  41. interrupts = <41 IRQ_TYPE_LEVEL_HIGH 3>;
  42. pinctrl-names = "default";
  43. pinctrl-0 = <&pinctrl_can1_rx_tx>;
  44. status = "disabled";
  45. };
  46. };
  47. };
  48. };