s3c6410-smdk6410.dts 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. /*
  2. * Samsung S3C6410 based SMDK6410 board device tree source.
  3. *
  4. * Copyright (c) 2013 Tomasz Figa <tomasz.figa@gmail.com>
  5. *
  6. * Device tree source file for SAMSUNG SMDK6410 board which is based on
  7. * Samsung's S3C6410 SoC.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. /dts-v1/;
  14. #include <dt-bindings/gpio/gpio.h>
  15. #include <dt-bindings/interrupt-controller/irq.h>
  16. #include "s3c6410.dtsi"
  17. / {
  18. model = "SAMSUNG SMDK6410 board based on S3C6410";
  19. compatible = "samsung,mini6410", "samsung,s3c6410";
  20. memory {
  21. reg = <0x50000000 0x8000000>;
  22. };
  23. chosen {
  24. bootargs = "console=ttySAC0,115200n8 earlyprintk rootwait root=/dev/mmcblk0p1";
  25. };
  26. clocks {
  27. compatible = "simple-bus";
  28. #address-cells = <1>;
  29. #size-cells = <0>;
  30. fin_pll: oscillator@0 {
  31. compatible = "fixed-clock";
  32. reg = <0>;
  33. clock-frequency = <12000000>;
  34. clock-output-names = "fin_pll";
  35. #clock-cells = <0>;
  36. };
  37. xusbxti: oscillator@1 {
  38. compatible = "fixed-clock";
  39. reg = <1>;
  40. clock-output-names = "xusbxti";
  41. clock-frequency = <48000000>;
  42. #clock-cells = <0>;
  43. };
  44. };
  45. srom-cs1@18000000 {
  46. compatible = "simple-bus";
  47. #address-cells = <1>;
  48. #size-cells = <1>;
  49. reg = <0x18000000 0x8000000>;
  50. ranges;
  51. ethernet@18000000 {
  52. compatible = "smsc,lan9115";
  53. reg = <0x18000000 0x10000>;
  54. interrupt-parent = <&gpn>;
  55. interrupts = <10 IRQ_TYPE_LEVEL_LOW>;
  56. phy-mode = "mii";
  57. reg-io-width = <4>;
  58. smsc,force-internal-phy;
  59. };
  60. };
  61. };
  62. &sdhci0 {
  63. pinctrl-names = "default";
  64. pinctrl-0 = <&sd0_clk>, <&sd0_cmd>, <&sd0_cd>, <&sd0_bus4>;
  65. bus-width = <4>;
  66. status = "okay";
  67. };
  68. &uart0 {
  69. pinctrl-names = "default";
  70. pinctrl-0 = <&uart0_data>, <&uart0_fctl>;
  71. status = "okay";
  72. };
  73. &uart1 {
  74. pinctrl-names = "default";
  75. pinctrl-0 = <&uart1_data>;
  76. status = "okay";
  77. };
  78. &uart2 {
  79. pinctrl-names = "default";
  80. pinctrl-0 = <&uart2_data>;
  81. status = "okay";
  82. };
  83. &uart3 {
  84. pinctrl-names = "default";
  85. pinctrl-0 = <&uart3_data>;
  86. status = "okay";
  87. };