imx51-apf51dev.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. /*
  2. * Copyright 2013 Armadeus Systems - <support@armadeus.com>
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /* APF51Dev is a docking board for the APF51 SOM */
  12. #include "imx51-apf51.dts"
  13. / {
  14. model = "Armadeus Systems APF51Dev docking/development board";
  15. compatible = "armadeus,imx51-apf51dev", "armadeus,imx51-apf51", "fsl,imx51";
  16. display@di1 {
  17. compatible = "fsl,imx-parallel-display";
  18. crtcs = <&ipu 0>;
  19. interface-pix-fmt = "bgr666";
  20. pinctrl-names = "default";
  21. pinctrl-0 = <&pinctrl_ipu_disp1_1>;
  22. display-timings {
  23. lw700 {
  24. native-mode;
  25. clock-frequency = <33000033>;
  26. hactive = <800>;
  27. vactive = <480>;
  28. hback-porch = <96>;
  29. hfront-porch = <96>;
  30. vback-porch = <20>;
  31. vfront-porch = <21>;
  32. hsync-len = <64>;
  33. vsync-len = <4>;
  34. hsync-active = <1>;
  35. vsync-active = <1>;
  36. de-active = <1>;
  37. pixelclk-active = <0>;
  38. };
  39. };
  40. };
  41. gpio-keys {
  42. compatible = "gpio-keys";
  43. user-key {
  44. label = "user";
  45. gpios = <&gpio1 3 0>;
  46. linux,code = <256>; /* BTN_0 */
  47. };
  48. };
  49. leds {
  50. compatible = "gpio-leds";
  51. user {
  52. label = "Heartbeat";
  53. gpios = <&gpio1 2 0>;
  54. linux,default-trigger = "heartbeat";
  55. };
  56. };
  57. };
  58. &ecspi1 {
  59. pinctrl-names = "default";
  60. pinctrl-0 = <&pinctrl_ecspi1_1>;
  61. fsl,spi-num-chipselects = <2>;
  62. cs-gpios = <&gpio4 24 0>, <&gpio4 25 0>;
  63. status = "okay";
  64. };
  65. &ecspi2 {
  66. pinctrl-names = "default";
  67. pinctrl-0 = <&pinctrl_ecspi2_1>;
  68. fsl,spi-num-chipselects = <2>;
  69. cs-gpios = <&gpio3 28 1>, <&gpio3 27 1>;
  70. status = "okay";
  71. };
  72. &esdhc1 {
  73. pinctrl-names = "default";
  74. pinctrl-0 = <&pinctrl_esdhc1_1>;
  75. cd-gpios = <&gpio2 29 0>;
  76. bus-width = <4>;
  77. status = "okay";
  78. };
  79. &esdhc2 {
  80. pinctrl-names = "default";
  81. pinctrl-0 = <&pinctrl_esdhc2_1>;
  82. bus-width = <4>;
  83. non-removable;
  84. status = "okay";
  85. };
  86. &i2c2 {
  87. pinctrl-names = "default";
  88. pinctrl-0 = <&pinctrl_i2c2_2>;
  89. status = "okay";
  90. };
  91. &iomuxc {
  92. pinctrl-names = "default";
  93. pinctrl-0 = <&pinctrl_hog>;
  94. hog {
  95. pinctrl_hog: hoggrp {
  96. fsl,pins = <
  97. MX51_PAD_EIM_EB2__GPIO2_22 0x0C5
  98. MX51_PAD_EIM_EB3__GPIO2_23 0x0C5
  99. MX51_PAD_EIM_CS4__GPIO2_29 0x100
  100. MX51_PAD_NANDF_D13__GPIO3_27 0x0C5
  101. MX51_PAD_NANDF_D12__GPIO3_28 0x0C5
  102. MX51_PAD_CSPI1_SS0__GPIO4_24 0x0C5
  103. MX51_PAD_CSPI1_SS1__GPIO4_25 0x0C5
  104. MX51_PAD_GPIO1_2__GPIO1_2 0x0C5
  105. MX51_PAD_GPIO1_3__GPIO1_3 0x0C5
  106. >;
  107. };
  108. };
  109. };