am335x-evmsk.dts 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497
  1. /*
  2. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /*
  9. * AM335x Starter Kit
  10. * http://www.ti.com/tool/tmdssk3358
  11. */
  12. /dts-v1/;
  13. #include "am33xx.dtsi"
  14. #include <dt-bindings/pwm/pwm.h>
  15. / {
  16. model = "TI AM335x EVM-SK";
  17. compatible = "ti,am335x-evmsk", "ti,am33xx";
  18. cpus {
  19. cpu@0 {
  20. cpu0-supply = <&vdd1_reg>;
  21. };
  22. };
  23. memory {
  24. device_type = "memory";
  25. reg = <0x80000000 0x10000000>; /* 256 MB */
  26. };
  27. vbat: fixedregulator@0 {
  28. compatible = "regulator-fixed";
  29. regulator-name = "vbat";
  30. regulator-min-microvolt = <5000000>;
  31. regulator-max-microvolt = <5000000>;
  32. regulator-boot-on;
  33. };
  34. lis3_reg: fixedregulator@1 {
  35. compatible = "regulator-fixed";
  36. regulator-name = "lis3_reg";
  37. regulator-boot-on;
  38. };
  39. leds {
  40. pinctrl-names = "default";
  41. pinctrl-0 = <&user_leds_s0>;
  42. compatible = "gpio-leds";
  43. led@1 {
  44. label = "evmsk:green:usr0";
  45. gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
  46. default-state = "off";
  47. };
  48. led@2 {
  49. label = "evmsk:green:usr1";
  50. gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
  51. default-state = "off";
  52. };
  53. led@3 {
  54. label = "evmsk:green:mmc0";
  55. gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
  56. linux,default-trigger = "mmc0";
  57. default-state = "off";
  58. };
  59. led@4 {
  60. label = "evmsk:green:heartbeat";
  61. gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
  62. linux,default-trigger = "heartbeat";
  63. default-state = "off";
  64. };
  65. };
  66. gpio_buttons: gpio_buttons@0 {
  67. compatible = "gpio-keys";
  68. #address-cells = <1>;
  69. #size-cells = <0>;
  70. switch@1 {
  71. label = "button0";
  72. linux,code = <0x100>;
  73. gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
  74. };
  75. switch@2 {
  76. label = "button1";
  77. linux,code = <0x101>;
  78. gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
  79. };
  80. switch@3 {
  81. label = "button2";
  82. linux,code = <0x102>;
  83. gpios = <&gpio0 30 GPIO_ACTIVE_HIGH>;
  84. gpio-key,wakeup;
  85. };
  86. switch@4 {
  87. label = "button3";
  88. linux,code = <0x103>;
  89. gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
  90. };
  91. };
  92. backlight {
  93. compatible = "pwm-backlight";
  94. pwms = <&ecap2 0 50000 PWM_POLARITY_INVERTED>;
  95. brightness-levels = <0 58 61 66 75 90 125 170 255>;
  96. default-brightness-level = <8>;
  97. };
  98. sound {
  99. compatible = "ti,da830-evm-audio";
  100. ti,model = "AM335x-EVMSK";
  101. ti,audio-codec = <&tlv320aic3106>;
  102. ti,mcasp-controller = <&mcasp1>;
  103. ti,codec-clock-rate = <24576000>;
  104. ti,audio-routing =
  105. "Headphone Jack", "HPLOUT",
  106. "Headphone Jack", "HPROUT";
  107. };
  108. };
  109. &am33xx_pinmux {
  110. pinctrl-names = "default";
  111. pinctrl-0 = <&gpio_keys_s0 &clkout2_pin>;
  112. user_leds_s0: user_leds_s0 {
  113. pinctrl-single,pins = <
  114. 0x10 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad4.gpio1_4 */
  115. 0x14 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad5.gpio1_5 */
  116. 0x18 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad6.gpio1_6 */
  117. 0x1c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad7.gpio1_7 */
  118. >;
  119. };
  120. gpio_keys_s0: gpio_keys_s0 {
  121. pinctrl-single,pins = <
  122. 0x94 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_oen_ren.gpio2_3 */
  123. 0x90 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_advn_ale.gpio2_2 */
  124. 0x70 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_wait0.gpio0_30 */
  125. 0x9c (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ben0_cle.gpio2_5 */
  126. >;
  127. };
  128. i2c0_pins: pinmux_i2c0_pins {
  129. pinctrl-single,pins = <
  130. 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
  131. 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
  132. >;
  133. };
  134. uart0_pins: pinmux_uart0_pins {
  135. pinctrl-single,pins = <
  136. 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
  137. 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
  138. >;
  139. };
  140. clkout2_pin: pinmux_clkout2_pin {
  141. pinctrl-single,pins = <
  142. 0x1b4 (PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */
  143. >;
  144. };
  145. ecap2_pins: backlight_pins {
  146. pinctrl-single,pins = <
  147. 0x19c 0x4 /* mcasp0_ahclkr.ecap2_in_pwm2_out MODE4 */
  148. >;
  149. };
  150. cpsw_default: cpsw_default {
  151. pinctrl-single,pins = <
  152. /* Slave 1 */
  153. 0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txen.rgmii1_tctl */
  154. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */
  155. 0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd3.rgmii1_td3 */
  156. 0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd2.rgmii1_td2 */
  157. 0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd1.rgmii1_td1 */
  158. 0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd0.rgmii1_td0 */
  159. 0x12c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txclk.rgmii1_tclk */
  160. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */
  161. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd3.rgmii1_rd3 */
  162. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd2.rgmii1_rd2 */
  163. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */
  164. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */
  165. /* Slave 2 */
  166. 0x40 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a0.rgmii2_tctl */
  167. 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a1.rgmii2_rctl */
  168. 0x48 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a2.rgmii2_td3 */
  169. 0x4c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a3.rgmii2_td2 */
  170. 0x50 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a4.rgmii2_td1 */
  171. 0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a5.rgmii2_td0 */
  172. 0x58 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a6.rgmii2_tclk */
  173. 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a7.rgmii2_rclk */
  174. 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a8.rgmii2_rd3 */
  175. 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a9.rgmii2_rd2 */
  176. 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a10.rgmii2_rd1 */
  177. 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a11.rgmii2_rd0 */
  178. >;
  179. };
  180. cpsw_sleep: cpsw_sleep {
  181. pinctrl-single,pins = <
  182. /* Slave 1 reset value */
  183. 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  184. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  185. 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  186. 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  187. 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  188. 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  189. 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  190. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  191. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  192. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  193. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  194. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  195. /* Slave 2 reset value*/
  196. 0x40 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  197. 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  198. 0x48 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  199. 0x4c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  200. 0x50 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  201. 0x54 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  202. 0x58 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  203. 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  204. 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  205. 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  206. 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  207. 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  208. >;
  209. };
  210. davinci_mdio_default: davinci_mdio_default {
  211. pinctrl-single,pins = <
  212. /* MDIO */
  213. 0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
  214. 0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */
  215. >;
  216. };
  217. davinci_mdio_sleep: davinci_mdio_sleep {
  218. pinctrl-single,pins = <
  219. /* MDIO reset value */
  220. 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  221. 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  222. >;
  223. };
  224. mcasp1_pins: mcasp1_pins {
  225. pinctrl-single,pins = <
  226. 0x10c (PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_crs.mcasp1_aclkx */
  227. 0x110 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_rxerr.mcasp1_fsx */
  228. 0x108 (PIN_OUTPUT_PULLDOWN | MUX_MODE4) /* mii1_col.mcasp1_axr2 */
  229. 0x144 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */
  230. >;
  231. };
  232. };
  233. &uart0 {
  234. pinctrl-names = "default";
  235. pinctrl-0 = <&uart0_pins>;
  236. status = "okay";
  237. };
  238. &i2c0 {
  239. pinctrl-names = "default";
  240. pinctrl-0 = <&i2c0_pins>;
  241. status = "okay";
  242. clock-frequency = <400000>;
  243. tps: tps@2d {
  244. reg = <0x2d>;
  245. };
  246. lis331dlh: lis331dlh@18 {
  247. compatible = "st,lis331dlh", "st,lis3lv02d";
  248. reg = <0x18>;
  249. Vdd-supply = <&lis3_reg>;
  250. Vdd_IO-supply = <&lis3_reg>;
  251. st,click-single-x;
  252. st,click-single-y;
  253. st,click-single-z;
  254. st,click-thresh-x = <10>;
  255. st,click-thresh-y = <10>;
  256. st,click-thresh-z = <10>;
  257. st,irq1-click;
  258. st,irq2-click;
  259. st,wakeup-x-lo;
  260. st,wakeup-x-hi;
  261. st,wakeup-y-lo;
  262. st,wakeup-y-hi;
  263. st,wakeup-z-lo;
  264. st,wakeup-z-hi;
  265. st,min-limit-x = <120>;
  266. st,min-limit-y = <120>;
  267. st,min-limit-z = <140>;
  268. st,max-limit-x = <550>;
  269. st,max-limit-y = <550>;
  270. st,max-limit-z = <750>;
  271. };
  272. tlv320aic3106: tlv320aic3106@1b {
  273. compatible = "ti,tlv320aic3106";
  274. reg = <0x1b>;
  275. status = "okay";
  276. /* Regulators */
  277. AVDD-supply = <&vaux2_reg>;
  278. IOVDD-supply = <&vaux2_reg>;
  279. DRVDD-supply = <&vaux2_reg>;
  280. DVDD-supply = <&vbat>;
  281. };
  282. };
  283. &usb {
  284. status = "okay";
  285. control@44e10000 {
  286. status = "okay";
  287. };
  288. usb-phy@47401300 {
  289. status = "okay";
  290. };
  291. usb@47401000 {
  292. status = "okay";
  293. };
  294. };
  295. &epwmss2 {
  296. status = "okay";
  297. ecap2: ecap@48304100 {
  298. status = "okay";
  299. pinctrl-names = "default";
  300. pinctrl-0 = <&ecap2_pins>;
  301. };
  302. };
  303. #include "tps65910.dtsi"
  304. &tps {
  305. vcc1-supply = <&vbat>;
  306. vcc2-supply = <&vbat>;
  307. vcc3-supply = <&vbat>;
  308. vcc4-supply = <&vbat>;
  309. vcc5-supply = <&vbat>;
  310. vcc6-supply = <&vbat>;
  311. vcc7-supply = <&vbat>;
  312. vccio-supply = <&vbat>;
  313. regulators {
  314. vrtc_reg: regulator@0 {
  315. regulator-always-on;
  316. };
  317. vio_reg: regulator@1 {
  318. regulator-always-on;
  319. };
  320. vdd1_reg: regulator@2 {
  321. /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
  322. regulator-name = "vdd_mpu";
  323. regulator-min-microvolt = <912500>;
  324. regulator-max-microvolt = <1312500>;
  325. regulator-boot-on;
  326. regulator-always-on;
  327. };
  328. vdd2_reg: regulator@3 {
  329. /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
  330. regulator-name = "vdd_core";
  331. regulator-min-microvolt = <912500>;
  332. regulator-max-microvolt = <1150000>;
  333. regulator-boot-on;
  334. regulator-always-on;
  335. };
  336. vdd3_reg: regulator@4 {
  337. regulator-always-on;
  338. };
  339. vdig1_reg: regulator@5 {
  340. regulator-always-on;
  341. };
  342. vdig2_reg: regulator@6 {
  343. regulator-always-on;
  344. };
  345. vpll_reg: regulator@7 {
  346. regulator-always-on;
  347. };
  348. vdac_reg: regulator@8 {
  349. regulator-always-on;
  350. };
  351. vaux1_reg: regulator@9 {
  352. regulator-always-on;
  353. };
  354. vaux2_reg: regulator@10 {
  355. regulator-always-on;
  356. };
  357. vaux33_reg: regulator@11 {
  358. regulator-always-on;
  359. };
  360. vmmc_reg: regulator@12 {
  361. regulator-min-microvolt = <1800000>;
  362. regulator-max-microvolt = <3300000>;
  363. regulator-always-on;
  364. };
  365. };
  366. };
  367. &mac {
  368. pinctrl-names = "default", "sleep";
  369. pinctrl-0 = <&cpsw_default>;
  370. pinctrl-1 = <&cpsw_sleep>;
  371. };
  372. &davinci_mdio {
  373. pinctrl-names = "default", "sleep";
  374. pinctrl-0 = <&davinci_mdio_default>;
  375. pinctrl-1 = <&davinci_mdio_sleep>;
  376. };
  377. &cpsw_emac0 {
  378. phy_id = <&davinci_mdio>, <0>;
  379. phy-mode = "rgmii-txid";
  380. };
  381. &cpsw_emac1 {
  382. phy_id = <&davinci_mdio>, <1>;
  383. phy-mode = "rgmii-txid";
  384. };
  385. &mmc1 {
  386. status = "okay";
  387. vmmc-supply = <&vmmc_reg>;
  388. bus-width = <4>;
  389. };
  390. &sham {
  391. status = "okay";
  392. };
  393. &aes {
  394. status = "okay";
  395. };
  396. &gpio0 {
  397. ti,no-reset-on-init;
  398. };
  399. &mcasp1 {
  400. pinctrl-names = "default";
  401. pinctrl-0 = <&mcasp1_pins>;
  402. status = "okay";
  403. op-mode = <0>; /* MCASP_IIS_MODE */
  404. tdm-slots = <2>;
  405. /* 4 serializers */
  406. serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
  407. 0 0 1 2
  408. >;
  409. tx-num-evt = <1>;
  410. rx-num-evt = <1>;
  411. };
  412. &tscadc {
  413. status = "okay";
  414. tsc {
  415. ti,wires = <4>;
  416. ti,x-plate-resistance = <200>;
  417. ti,coordinate-readouts = <5>;
  418. ti,wire-config = <0x00 0x11 0x22 0x33>;
  419. };
  420. };