sbc8560.c 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290
  1. /*
  2. * Wind River SBC8560 setup and early boot code.
  3. *
  4. * Copyright 2007 Wind River Systems Inc.
  5. *
  6. * By Paul Gortmaker (see MAINTAINERS for contact information)
  7. *
  8. * Based largely on the MPC8560ADS support - Copyright 2005 Freescale Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. */
  15. #include <linux/stddef.h>
  16. #include <linux/kernel.h>
  17. #include <linux/pci.h>
  18. #include <linux/kdev_t.h>
  19. #include <linux/delay.h>
  20. #include <linux/seq_file.h>
  21. #include <linux/of_platform.h>
  22. #include <asm/system.h>
  23. #include <asm/time.h>
  24. #include <asm/machdep.h>
  25. #include <asm/pci-bridge.h>
  26. #include <asm/mpic.h>
  27. #include <mm/mmu_decl.h>
  28. #include <asm/udbg.h>
  29. #include <sysdev/fsl_soc.h>
  30. #include <sysdev/fsl_pci.h>
  31. #include "mpc85xx.h"
  32. #ifdef CONFIG_CPM2
  33. #include <asm/cpm2.h>
  34. #include <sysdev/cpm2_pic.h>
  35. #endif
  36. static void __init sbc8560_pic_init(void)
  37. {
  38. struct mpic *mpic;
  39. struct resource r;
  40. struct device_node *np = NULL;
  41. np = of_find_node_by_type(np, "open-pic");
  42. if (!np) {
  43. printk(KERN_ERR "Could not find open-pic node\n");
  44. return;
  45. }
  46. if (of_address_to_resource(np, 0, &r)) {
  47. printk(KERN_ERR "Could not map mpic register space\n");
  48. of_node_put(np);
  49. return;
  50. }
  51. mpic = mpic_alloc(np, r.start,
  52. MPIC_PRIMARY | MPIC_WANTS_RESET | MPIC_BIG_ENDIAN,
  53. 0, 256, " OpenPIC ");
  54. BUG_ON(mpic == NULL);
  55. of_node_put(np);
  56. mpic_init(mpic);
  57. mpc85xx_cpm2_pic_init();
  58. }
  59. /*
  60. * Setup the architecture
  61. */
  62. #ifdef CONFIG_CPM2
  63. struct cpm_pin {
  64. int port, pin, flags;
  65. };
  66. static const struct cpm_pin sbc8560_pins[] = {
  67. /* SCC1 */
  68. {3, 29, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  69. {3, 30, CPM_PIN_OUTPUT | CPM_PIN_SECONDARY},
  70. {3, 31, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  71. /* SCC2 */
  72. {3, 26, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  73. {3, 27, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  74. {3, 28, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  75. /* FCC2 */
  76. {1, 18, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  77. {1, 19, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  78. {1, 20, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  79. {1, 21, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  80. {1, 22, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  81. {1, 23, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  82. {1, 24, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  83. {1, 25, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  84. {1, 26, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  85. {1, 27, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  86. {1, 28, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  87. {1, 29, CPM_PIN_OUTPUT | CPM_PIN_SECONDARY},
  88. {1, 30, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  89. {1, 31, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  90. {2, 18, CPM_PIN_INPUT | CPM_PIN_PRIMARY}, /* CLK14 */
  91. {2, 19, CPM_PIN_INPUT | CPM_PIN_PRIMARY}, /* CLK13 */
  92. /* FCC3 */
  93. {1, 4, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  94. {1, 5, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  95. {1, 6, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  96. {1, 7, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  97. {1, 8, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  98. {1, 9, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  99. {1, 10, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  100. {1, 11, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  101. {1, 12, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  102. {1, 13, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  103. {1, 14, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  104. {1, 15, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
  105. {1, 16, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  106. {1, 17, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
  107. {2, 16, CPM_PIN_INPUT | CPM_PIN_SECONDARY}, /* CLK16 */
  108. {2, 17, CPM_PIN_INPUT | CPM_PIN_SECONDARY}, /* CLK15 */
  109. };
  110. static void __init init_ioports(void)
  111. {
  112. int i;
  113. for (i = 0; i < ARRAY_SIZE(sbc8560_pins); i++) {
  114. const struct cpm_pin *pin = &sbc8560_pins[i];
  115. cpm2_set_pin(pin->port, pin->pin, pin->flags);
  116. }
  117. cpm2_clk_setup(CPM_CLK_SCC1, CPM_BRG1, CPM_CLK_RX);
  118. cpm2_clk_setup(CPM_CLK_SCC1, CPM_BRG1, CPM_CLK_TX);
  119. cpm2_clk_setup(CPM_CLK_SCC2, CPM_BRG2, CPM_CLK_RX);
  120. cpm2_clk_setup(CPM_CLK_SCC2, CPM_BRG2, CPM_CLK_TX);
  121. cpm2_clk_setup(CPM_CLK_FCC2, CPM_CLK13, CPM_CLK_RX);
  122. cpm2_clk_setup(CPM_CLK_FCC2, CPM_CLK14, CPM_CLK_TX);
  123. cpm2_clk_setup(CPM_CLK_FCC3, CPM_CLK15, CPM_CLK_RX);
  124. cpm2_clk_setup(CPM_CLK_FCC3, CPM_CLK16, CPM_CLK_TX);
  125. }
  126. #endif
  127. static void __init sbc8560_setup_arch(void)
  128. {
  129. #ifdef CONFIG_PCI
  130. struct device_node *np;
  131. #endif
  132. if (ppc_md.progress)
  133. ppc_md.progress("sbc8560_setup_arch()", 0);
  134. #ifdef CONFIG_CPM2
  135. cpm2_reset();
  136. init_ioports();
  137. #endif
  138. #ifdef CONFIG_PCI
  139. for_each_compatible_node(np, "pci", "fsl,mpc8540-pci")
  140. fsl_add_bridge(np, 1);
  141. #endif
  142. }
  143. static void sbc8560_show_cpuinfo(struct seq_file *m)
  144. {
  145. uint pvid, svid, phid1;
  146. pvid = mfspr(SPRN_PVR);
  147. svid = mfspr(SPRN_SVR);
  148. seq_printf(m, "Vendor\t\t: Wind River\n");
  149. seq_printf(m, "PVR\t\t: 0x%x\n", pvid);
  150. seq_printf(m, "SVR\t\t: 0x%x\n", svid);
  151. /* Display cpu Pll setting */
  152. phid1 = mfspr(SPRN_HID1);
  153. seq_printf(m, "PLL setting\t: 0x%x\n", ((phid1 >> 24) & 0x3f));
  154. }
  155. static struct of_device_id __initdata of_bus_ids[] = {
  156. { .name = "soc", },
  157. { .type = "soc", },
  158. { .name = "cpm", },
  159. { .name = "localbus", },
  160. { .compatible = "simple-bus", },
  161. { .compatible = "gianfar", },
  162. {},
  163. };
  164. static int __init declare_of_platform_devices(void)
  165. {
  166. of_platform_bus_probe(NULL, of_bus_ids, NULL);
  167. return 0;
  168. }
  169. machine_device_initcall(sbc8560, declare_of_platform_devices);
  170. /*
  171. * Called very early, device-tree isn't unflattened
  172. */
  173. static int __init sbc8560_probe(void)
  174. {
  175. unsigned long root = of_get_flat_dt_root();
  176. return of_flat_dt_is_compatible(root, "SBC8560");
  177. }
  178. #ifdef CONFIG_RTC_DRV_M48T59
  179. static int __init sbc8560_rtc_init(void)
  180. {
  181. struct device_node *np;
  182. struct resource res;
  183. struct platform_device *rtc_dev;
  184. np = of_find_compatible_node(NULL, NULL, "m48t59");
  185. if (np == NULL) {
  186. printk("No RTC in DTB. Has it been eaten by wild dogs?\n");
  187. return -ENODEV;
  188. }
  189. of_address_to_resource(np, 0, &res);
  190. of_node_put(np);
  191. printk("Found RTC (m48t59) at i/o 0x%x\n", res.start);
  192. rtc_dev = platform_device_register_simple("rtc-m48t59", 0, &res, 1);
  193. if (IS_ERR(rtc_dev)) {
  194. printk("Registering sbc8560 RTC device failed\n");
  195. return PTR_ERR(rtc_dev);
  196. }
  197. return 0;
  198. }
  199. arch_initcall(sbc8560_rtc_init);
  200. #endif /* M48T59 */
  201. static __u8 __iomem *brstcr;
  202. static int __init sbc8560_bdrstcr_init(void)
  203. {
  204. struct device_node *np;
  205. struct resource res;
  206. np = of_find_compatible_node(NULL, NULL, "wrs,sbc8560-brstcr");
  207. if (np == NULL) {
  208. printk(KERN_WARNING "sbc8560: No board specific RSTCR in DTB.\n");
  209. return -ENODEV;
  210. }
  211. of_address_to_resource(np, 0, &res);
  212. printk(KERN_INFO "sbc8560: Found BRSTCR at %pR\n", &res);
  213. brstcr = ioremap(res.start, resource_size(&res));
  214. if(!brstcr)
  215. printk(KERN_WARNING "sbc8560: ioremap of brstcr failed.\n");
  216. of_node_put(np);
  217. return 0;
  218. }
  219. arch_initcall(sbc8560_bdrstcr_init);
  220. void sbc8560_rstcr_restart(char * cmd)
  221. {
  222. local_irq_disable();
  223. if(brstcr)
  224. clrbits8(brstcr, 0x80);
  225. while(1);
  226. }
  227. define_machine(sbc8560) {
  228. .name = "SBC8560",
  229. .probe = sbc8560_probe,
  230. .setup_arch = sbc8560_setup_arch,
  231. .init_IRQ = sbc8560_pic_init,
  232. .show_cpuinfo = sbc8560_show_cpuinfo,
  233. .get_irq = mpic_get_irq,
  234. .restart = sbc8560_rstcr_restart,
  235. .calibrate_decr = generic_calibrate_decr,
  236. .progress = udbg_progress,
  237. };