kirkwood.dtsi 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141
  1. /include/ "skeleton.dtsi"
  2. / {
  3. compatible = "marvell,kirkwood";
  4. interrupt-parent = <&intc>;
  5. intc: interrupt-controller {
  6. compatible = "marvell,orion-intc", "marvell,intc";
  7. interrupt-controller;
  8. #interrupt-cells = <1>;
  9. reg = <0xf1020204 0x04>,
  10. <0xf1020214 0x04>;
  11. };
  12. ocp@f1000000 {
  13. compatible = "simple-bus";
  14. ranges = <0x00000000 0xf1000000 0x4000000
  15. 0xf5000000 0xf5000000 0x0000400>;
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. core_clk: core-clocks@10030 {
  19. compatible = "marvell,kirkwood-core-clock";
  20. reg = <0x10030 0x4>;
  21. #clock-cells = <1>;
  22. };
  23. gpio0: gpio@10100 {
  24. compatible = "marvell,orion-gpio";
  25. #gpio-cells = <2>;
  26. gpio-controller;
  27. reg = <0x10100 0x40>;
  28. ngpio = <32>;
  29. interrupts = <35>, <36>, <37>, <38>;
  30. };
  31. gpio1: gpio@10140 {
  32. compatible = "marvell,orion-gpio";
  33. #gpio-cells = <2>;
  34. gpio-controller;
  35. reg = <0x10140 0x40>;
  36. ngpio = <18>;
  37. interrupts = <39>, <40>, <41>;
  38. };
  39. serial@12000 {
  40. compatible = "ns16550a";
  41. reg = <0x12000 0x100>;
  42. reg-shift = <2>;
  43. interrupts = <33>;
  44. clocks = <&gate_clk 7>;
  45. /* set clock-frequency in board dts */
  46. status = "disabled";
  47. };
  48. serial@12100 {
  49. compatible = "ns16550a";
  50. reg = <0x12100 0x100>;
  51. reg-shift = <2>;
  52. interrupts = <34>;
  53. clocks = <&gate_clk 7>;
  54. /* set clock-frequency in board dts */
  55. status = "disabled";
  56. };
  57. rtc@10300 {
  58. compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc";
  59. reg = <0x10300 0x20>;
  60. interrupts = <53>;
  61. };
  62. spi@10600 {
  63. compatible = "marvell,orion-spi";
  64. #address-cells = <1>;
  65. #size-cells = <0>;
  66. cell-index = <0>;
  67. interrupts = <23>;
  68. reg = <0x10600 0x28>;
  69. clocks = <&gate_clk 7>;
  70. status = "disabled";
  71. };
  72. gate_clk: clock-gating-control@2011c {
  73. compatible = "marvell,kirkwood-gating-clock";
  74. reg = <0x2011c 0x4>;
  75. clocks = <&core_clk 0>;
  76. #clock-cells = <1>;
  77. };
  78. wdt@20300 {
  79. compatible = "marvell,orion-wdt";
  80. reg = <0x20300 0x28>;
  81. clocks = <&gate_clk 7>;
  82. status = "okay";
  83. };
  84. sata@80000 {
  85. compatible = "marvell,orion-sata";
  86. reg = <0x80000 0x5000>;
  87. interrupts = <21>;
  88. clocks = <&gate_clk 14>, <&gate_clk 15>;
  89. clock-names = "0", "1";
  90. status = "disabled";
  91. };
  92. nand@3000000 {
  93. #address-cells = <1>;
  94. #size-cells = <1>;
  95. cle = <0>;
  96. ale = <1>;
  97. bank-width = <1>;
  98. compatible = "marvell,orion-nand";
  99. reg = <0x3000000 0x400>;
  100. chip-delay = <25>;
  101. /* set partition map and/or chip-delay in board dts */
  102. clocks = <&gate_clk 7>;
  103. status = "disabled";
  104. };
  105. i2c@11000 {
  106. compatible = "marvell,mv64xxx-i2c";
  107. reg = <0x11000 0x20>;
  108. #address-cells = <1>;
  109. #size-cells = <0>;
  110. interrupts = <29>;
  111. clock-frequency = <100000>;
  112. clocks = <&gate_clk 7>;
  113. status = "disabled";
  114. };
  115. crypto@30000 {
  116. compatible = "marvell,orion-crypto";
  117. reg = <0x30000 0x10000>,
  118. <0xf5000000 0x800>;
  119. reg-names = "regs", "sram";
  120. interrupts = <22>;
  121. clocks = <&gate_clk 17>;
  122. status = "okay";
  123. };
  124. };
  125. };