at91sam9n12.dtsi 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262
  1. /*
  2. * at91sam9n12.dtsi - Device Tree include file for AT91SAM9N12 SoC
  3. *
  4. * Copyright (C) 2012 Atmel,
  5. * 2012 Hong Xu <hong.xu@atmel.com>
  6. *
  7. * Licensed under GPLv2 or later.
  8. */
  9. /include/ "skeleton.dtsi"
  10. / {
  11. model = "Atmel AT91SAM9N12 SoC";
  12. compatible = "atmel,at91sam9n12";
  13. interrupt-parent = <&aic>;
  14. aliases {
  15. serial0 = &dbgu;
  16. serial1 = &usart0;
  17. serial2 = &usart1;
  18. serial3 = &usart2;
  19. serial4 = &usart3;
  20. gpio0 = &pioA;
  21. gpio1 = &pioB;
  22. gpio2 = &pioC;
  23. gpio3 = &pioD;
  24. tcb0 = &tcb0;
  25. tcb1 = &tcb1;
  26. i2c0 = &i2c0;
  27. i2c1 = &i2c1;
  28. };
  29. cpus {
  30. cpu@0 {
  31. compatible = "arm,arm926ejs";
  32. };
  33. };
  34. memory {
  35. reg = <0x20000000 0x10000000>;
  36. };
  37. ahb {
  38. compatible = "simple-bus";
  39. #address-cells = <1>;
  40. #size-cells = <1>;
  41. ranges;
  42. apb {
  43. compatible = "simple-bus";
  44. #address-cells = <1>;
  45. #size-cells = <1>;
  46. ranges;
  47. aic: interrupt-controller@fffff000 {
  48. #interrupt-cells = <3>;
  49. compatible = "atmel,at91rm9200-aic";
  50. interrupt-controller;
  51. reg = <0xfffff000 0x200>;
  52. };
  53. ramc0: ramc@ffffe800 {
  54. compatible = "atmel,at91sam9g45-ddramc";
  55. reg = <0xffffe800 0x200>;
  56. };
  57. pmc: pmc@fffffc00 {
  58. compatible = "atmel,at91rm9200-pmc";
  59. reg = <0xfffffc00 0x100>;
  60. };
  61. rstc@fffffe00 {
  62. compatible = "atmel,at91sam9g45-rstc";
  63. reg = <0xfffffe00 0x10>;
  64. };
  65. pit: timer@fffffe30 {
  66. compatible = "atmel,at91sam9260-pit";
  67. reg = <0xfffffe30 0xf>;
  68. interrupts = <1 4 7>;
  69. };
  70. shdwc@fffffe10 {
  71. compatible = "atmel,at91sam9x5-shdwc";
  72. reg = <0xfffffe10 0x10>;
  73. };
  74. tcb0: timer@f8008000 {
  75. compatible = "atmel,at91sam9x5-tcb";
  76. reg = <0xf8008000 0x100>;
  77. interrupts = <17 4 0>;
  78. };
  79. tcb1: timer@f800c000 {
  80. compatible = "atmel,at91sam9x5-tcb";
  81. reg = <0xf800c000 0x100>;
  82. interrupts = <17 4 0>;
  83. };
  84. dma: dma-controller@ffffec00 {
  85. compatible = "atmel,at91sam9g45-dma";
  86. reg = <0xffffec00 0x200>;
  87. interrupts = <20 4 0>;
  88. };
  89. pinctrl@fffff400 {
  90. #address-cells = <1>;
  91. #size-cells = <1>;
  92. compatible = "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl", "simple-bus";
  93. ranges = <0xfffff400 0xfffff400 0x800>;
  94. atmel,mux-mask = <
  95. /* A B C */
  96. 0xffffffff 0xffe07983 0x00000000 /* pioA */
  97. 0x00040000 0x00047e0f 0x00000000 /* pioB */
  98. 0xfdffffff 0x07c00000 0xb83fffff /* pioC */
  99. 0x003fffff 0x003f8000 0x00000000 /* pioD */
  100. >;
  101. /* shared pinctrl settings */
  102. pioA: gpio@fffff400 {
  103. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  104. reg = <0xfffff400 0x200>;
  105. interrupts = <2 4 1>;
  106. #gpio-cells = <2>;
  107. gpio-controller;
  108. interrupt-controller;
  109. #interrupt-cells = <2>;
  110. };
  111. pioB: gpio@fffff600 {
  112. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  113. reg = <0xfffff600 0x200>;
  114. interrupts = <2 4 1>;
  115. #gpio-cells = <2>;
  116. gpio-controller;
  117. interrupt-controller;
  118. #interrupt-cells = <2>;
  119. };
  120. pioC: gpio@fffff800 {
  121. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  122. reg = <0xfffff800 0x200>;
  123. interrupts = <3 4 1>;
  124. #gpio-cells = <2>;
  125. gpio-controller;
  126. interrupt-controller;
  127. #interrupt-cells = <2>;
  128. };
  129. pioD: gpio@fffffa00 {
  130. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  131. reg = <0xfffffa00 0x200>;
  132. interrupts = <3 4 1>;
  133. #gpio-cells = <2>;
  134. gpio-controller;
  135. interrupt-controller;
  136. #interrupt-cells = <2>;
  137. };
  138. };
  139. dbgu: serial@fffff200 {
  140. compatible = "atmel,at91sam9260-usart";
  141. reg = <0xfffff200 0x200>;
  142. interrupts = <1 4 7>;
  143. status = "disabled";
  144. };
  145. usart0: serial@f801c000 {
  146. compatible = "atmel,at91sam9260-usart";
  147. reg = <0xf801c000 0x4000>;
  148. interrupts = <5 4 5>;
  149. atmel,use-dma-rx;
  150. atmel,use-dma-tx;
  151. status = "disabled";
  152. };
  153. usart1: serial@f8020000 {
  154. compatible = "atmel,at91sam9260-usart";
  155. reg = <0xf8020000 0x4000>;
  156. interrupts = <6 4 5>;
  157. atmel,use-dma-rx;
  158. atmel,use-dma-tx;
  159. status = "disabled";
  160. };
  161. usart2: serial@f8024000 {
  162. compatible = "atmel,at91sam9260-usart";
  163. reg = <0xf8024000 0x4000>;
  164. interrupts = <7 4 5>;
  165. atmel,use-dma-rx;
  166. atmel,use-dma-tx;
  167. status = "disabled";
  168. };
  169. usart3: serial@f8028000 {
  170. compatible = "atmel,at91sam9260-usart";
  171. reg = <0xf8028000 0x4000>;
  172. interrupts = <8 4 5>;
  173. atmel,use-dma-rx;
  174. atmel,use-dma-tx;
  175. status = "disabled";
  176. };
  177. i2c0: i2c@f8010000 {
  178. compatible = "atmel,at91sam9x5-i2c";
  179. reg = <0xf8010000 0x100>;
  180. interrupts = <9 4 6>;
  181. #address-cells = <1>;
  182. #size-cells = <0>;
  183. status = "disabled";
  184. };
  185. i2c1: i2c@f8014000 {
  186. compatible = "atmel,at91sam9x5-i2c";
  187. reg = <0xf8014000 0x100>;
  188. interrupts = <10 4 6>;
  189. #address-cells = <1>;
  190. #size-cells = <0>;
  191. status = "disabled";
  192. };
  193. };
  194. nand0: nand@40000000 {
  195. compatible = "atmel,at91rm9200-nand";
  196. #address-cells = <1>;
  197. #size-cells = <1>;
  198. reg = < 0x40000000 0x10000000
  199. 0xffffe000 0x00000600
  200. 0xffffe600 0x00000200
  201. 0x00100000 0x00100000
  202. >;
  203. atmel,nand-addr-offset = <21>;
  204. atmel,nand-cmd-offset = <22>;
  205. gpios = <&pioD 5 0
  206. &pioD 4 0
  207. 0
  208. >;
  209. status = "disabled";
  210. };
  211. usb0: ohci@00500000 {
  212. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  213. reg = <0x00500000 0x00100000>;
  214. interrupts = <22 4 2>;
  215. status = "disabled";
  216. };
  217. };
  218. i2c@0 {
  219. compatible = "i2c-gpio";
  220. gpios = <&pioA 30 0 /* sda */
  221. &pioA 31 0 /* scl */
  222. >;
  223. i2c-gpio,sda-open-drain;
  224. i2c-gpio,scl-open-drain;
  225. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  226. #address-cells = <1>;
  227. #size-cells = <0>;
  228. status = "disabled";
  229. };
  230. };