rtl8187_dev.c 23 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813
  1. /*
  2. * Linux device driver for RTL8187
  3. *
  4. * Copyright 2007 Michael Wu <flamingice@sourmilk.net>
  5. * Copyright 2007 Andrea Merello <andreamrl@tiscali.it>
  6. *
  7. * Based on the r8187 driver, which is:
  8. * Copyright 2005 Andrea Merello <andreamrl@tiscali.it>, et al.
  9. *
  10. * Magic delays and register offsets below are taken from the original
  11. * r8187 driver sources. Thanks to Realtek for their support!
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. */
  17. #include <linux/init.h>
  18. #include <linux/usb.h>
  19. #include <linux/delay.h>
  20. #include <linux/etherdevice.h>
  21. #include <linux/eeprom_93cx6.h>
  22. #include <net/mac80211.h>
  23. #include "rtl8187.h"
  24. #include "rtl8187_rtl8225.h"
  25. MODULE_AUTHOR("Michael Wu <flamingice@sourmilk.net>");
  26. MODULE_AUTHOR("Andrea Merello <andreamrl@tiscali.it>");
  27. MODULE_DESCRIPTION("RTL8187 USB wireless driver");
  28. MODULE_LICENSE("GPL");
  29. static struct usb_device_id rtl8187_table[] __devinitdata = {
  30. /* Realtek */
  31. {USB_DEVICE(0x0bda, 0x8187)},
  32. /* Netgear */
  33. {USB_DEVICE(0x0846, 0x6100)},
  34. {USB_DEVICE(0x0846, 0x6a00)},
  35. /* HP */
  36. {USB_DEVICE(0x03f0, 0xca02)},
  37. /* Sitecom */
  38. {USB_DEVICE(0x0df6, 0x000d)},
  39. {}
  40. };
  41. MODULE_DEVICE_TABLE(usb, rtl8187_table);
  42. static void rtl8187_iowrite_async_cb(struct urb *urb)
  43. {
  44. kfree(urb->context);
  45. usb_free_urb(urb);
  46. }
  47. static void rtl8187_iowrite_async(struct rtl8187_priv *priv, __le16 addr,
  48. void *data, u16 len)
  49. {
  50. struct usb_ctrlrequest *dr;
  51. struct urb *urb;
  52. struct rtl8187_async_write_data {
  53. u8 data[4];
  54. struct usb_ctrlrequest dr;
  55. } *buf;
  56. buf = kmalloc(sizeof(*buf), GFP_ATOMIC);
  57. if (!buf)
  58. return;
  59. urb = usb_alloc_urb(0, GFP_ATOMIC);
  60. if (!urb) {
  61. kfree(buf);
  62. return;
  63. }
  64. dr = &buf->dr;
  65. dr->bRequestType = RTL8187_REQT_WRITE;
  66. dr->bRequest = RTL8187_REQ_SET_REG;
  67. dr->wValue = addr;
  68. dr->wIndex = 0;
  69. dr->wLength = cpu_to_le16(len);
  70. memcpy(buf, data, len);
  71. usb_fill_control_urb(urb, priv->udev, usb_sndctrlpipe(priv->udev, 0),
  72. (unsigned char *)dr, buf, len,
  73. rtl8187_iowrite_async_cb, buf);
  74. usb_submit_urb(urb, GFP_ATOMIC);
  75. }
  76. static inline void rtl818x_iowrite32_async(struct rtl8187_priv *priv,
  77. __le32 *addr, u32 val)
  78. {
  79. __le32 buf = cpu_to_le32(val);
  80. rtl8187_iowrite_async(priv, cpu_to_le16((unsigned long)addr),
  81. &buf, sizeof(buf));
  82. }
  83. void rtl8187_write_phy(struct ieee80211_hw *dev, u8 addr, u32 data)
  84. {
  85. struct rtl8187_priv *priv = dev->priv;
  86. data <<= 8;
  87. data |= addr | 0x80;
  88. rtl818x_iowrite8(priv, &priv->map->PHY[3], (data >> 24) & 0xFF);
  89. rtl818x_iowrite8(priv, &priv->map->PHY[2], (data >> 16) & 0xFF);
  90. rtl818x_iowrite8(priv, &priv->map->PHY[1], (data >> 8) & 0xFF);
  91. rtl818x_iowrite8(priv, &priv->map->PHY[0], data & 0xFF);
  92. msleep(1);
  93. }
  94. static void rtl8187_tx_cb(struct urb *urb)
  95. {
  96. struct ieee80211_tx_status status = { {0} };
  97. struct sk_buff *skb = (struct sk_buff *)urb->context;
  98. struct rtl8187_tx_info *info = (struct rtl8187_tx_info *)skb->cb;
  99. usb_free_urb(info->urb);
  100. if (info->control)
  101. memcpy(&status.control, info->control, sizeof(status.control));
  102. kfree(info->control);
  103. skb_pull(skb, sizeof(struct rtl8187_tx_hdr));
  104. status.flags |= IEEE80211_TX_STATUS_ACK;
  105. ieee80211_tx_status_irqsafe(info->dev, skb, &status);
  106. }
  107. static int rtl8187_tx(struct ieee80211_hw *dev, struct sk_buff *skb,
  108. struct ieee80211_tx_control *control)
  109. {
  110. struct rtl8187_priv *priv = dev->priv;
  111. struct rtl8187_tx_hdr *hdr;
  112. struct rtl8187_tx_info *info;
  113. struct urb *urb;
  114. __le16 rts_dur = 0;
  115. u32 flags;
  116. urb = usb_alloc_urb(0, GFP_ATOMIC);
  117. if (!urb) {
  118. kfree_skb(skb);
  119. return 0;
  120. }
  121. flags = skb->len;
  122. flags |= RTL8187_TX_FLAG_NO_ENCRYPT;
  123. flags |= control->rts_cts_rate << 19;
  124. flags |= control->tx_rate << 24;
  125. if (ieee80211_get_morefrag((struct ieee80211_hdr *)skb->data))
  126. flags |= RTL8187_TX_FLAG_MORE_FRAG;
  127. if (control->flags & IEEE80211_TXCTL_USE_RTS_CTS) {
  128. flags |= RTL8187_TX_FLAG_RTS;
  129. rts_dur = ieee80211_rts_duration(dev, priv->vif,
  130. skb->len, control);
  131. }
  132. if (control->flags & IEEE80211_TXCTL_USE_CTS_PROTECT)
  133. flags |= RTL8187_TX_FLAG_CTS;
  134. hdr = (struct rtl8187_tx_hdr *)skb_push(skb, sizeof(*hdr));
  135. hdr->flags = cpu_to_le32(flags);
  136. hdr->len = 0;
  137. hdr->rts_duration = rts_dur;
  138. hdr->retry = cpu_to_le32(control->retry_limit << 8);
  139. info = (struct rtl8187_tx_info *)skb->cb;
  140. info->control = kmemdup(control, sizeof(*control), GFP_ATOMIC);
  141. info->urb = urb;
  142. info->dev = dev;
  143. usb_fill_bulk_urb(urb, priv->udev, usb_sndbulkpipe(priv->udev, 2),
  144. hdr, skb->len, rtl8187_tx_cb, skb);
  145. usb_submit_urb(urb, GFP_ATOMIC);
  146. return 0;
  147. }
  148. static void rtl8187_rx_cb(struct urb *urb)
  149. {
  150. struct sk_buff *skb = (struct sk_buff *)urb->context;
  151. struct rtl8187_rx_info *info = (struct rtl8187_rx_info *)skb->cb;
  152. struct ieee80211_hw *dev = info->dev;
  153. struct rtl8187_priv *priv = dev->priv;
  154. struct rtl8187_rx_hdr *hdr;
  155. struct ieee80211_rx_status rx_status = { 0 };
  156. int rate, signal;
  157. u32 flags;
  158. spin_lock(&priv->rx_queue.lock);
  159. if (skb->next)
  160. __skb_unlink(skb, &priv->rx_queue);
  161. else {
  162. spin_unlock(&priv->rx_queue.lock);
  163. return;
  164. }
  165. spin_unlock(&priv->rx_queue.lock);
  166. if (unlikely(urb->status)) {
  167. usb_free_urb(urb);
  168. dev_kfree_skb_irq(skb);
  169. return;
  170. }
  171. skb_put(skb, urb->actual_length);
  172. hdr = (struct rtl8187_rx_hdr *)(skb_tail_pointer(skb) - sizeof(*hdr));
  173. flags = le32_to_cpu(hdr->flags);
  174. skb_trim(skb, flags & 0x0FFF);
  175. signal = hdr->agc >> 1;
  176. rate = (flags >> 20) & 0xF;
  177. if (rate > 3) { /* OFDM rate */
  178. if (signal > 90)
  179. signal = 90;
  180. else if (signal < 25)
  181. signal = 25;
  182. signal = 90 - signal;
  183. } else { /* CCK rate */
  184. if (signal > 95)
  185. signal = 95;
  186. else if (signal < 30)
  187. signal = 30;
  188. signal = 95 - signal;
  189. }
  190. rx_status.antenna = (hdr->signal >> 7) & 1;
  191. rx_status.signal = 64 - min(hdr->noise, (u8)64);
  192. rx_status.ssi = signal;
  193. rx_status.rate = rate;
  194. rx_status.freq = dev->conf.freq;
  195. rx_status.channel = dev->conf.channel;
  196. rx_status.phymode = dev->conf.phymode;
  197. rx_status.mactime = le64_to_cpu(hdr->mac_time);
  198. rx_status.flag |= RX_FLAG_TSFT;
  199. if (flags & (1 << 13))
  200. rx_status.flag |= RX_FLAG_FAILED_FCS_CRC;
  201. ieee80211_rx_irqsafe(dev, skb, &rx_status);
  202. skb = dev_alloc_skb(RTL8187_MAX_RX);
  203. if (unlikely(!skb)) {
  204. usb_free_urb(urb);
  205. /* TODO check rx queue length and refill *somewhere* */
  206. return;
  207. }
  208. info = (struct rtl8187_rx_info *)skb->cb;
  209. info->urb = urb;
  210. info->dev = dev;
  211. urb->transfer_buffer = skb_tail_pointer(skb);
  212. urb->context = skb;
  213. skb_queue_tail(&priv->rx_queue, skb);
  214. usb_submit_urb(urb, GFP_ATOMIC);
  215. }
  216. static int rtl8187_init_urbs(struct ieee80211_hw *dev)
  217. {
  218. struct rtl8187_priv *priv = dev->priv;
  219. struct urb *entry;
  220. struct sk_buff *skb;
  221. struct rtl8187_rx_info *info;
  222. while (skb_queue_len(&priv->rx_queue) < 8) {
  223. skb = __dev_alloc_skb(RTL8187_MAX_RX, GFP_KERNEL);
  224. if (!skb)
  225. break;
  226. entry = usb_alloc_urb(0, GFP_KERNEL);
  227. if (!entry) {
  228. kfree_skb(skb);
  229. break;
  230. }
  231. usb_fill_bulk_urb(entry, priv->udev,
  232. usb_rcvbulkpipe(priv->udev, 1),
  233. skb_tail_pointer(skb),
  234. RTL8187_MAX_RX, rtl8187_rx_cb, skb);
  235. info = (struct rtl8187_rx_info *)skb->cb;
  236. info->urb = entry;
  237. info->dev = dev;
  238. skb_queue_tail(&priv->rx_queue, skb);
  239. usb_submit_urb(entry, GFP_KERNEL);
  240. }
  241. return 0;
  242. }
  243. static int rtl8187_init_hw(struct ieee80211_hw *dev)
  244. {
  245. struct rtl8187_priv *priv = dev->priv;
  246. u8 reg;
  247. int i;
  248. /* reset */
  249. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  250. reg = rtl818x_ioread8(priv, &priv->map->CONFIG3);
  251. rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg | RTL818X_CONFIG3_ANAPARAM_WRITE);
  252. rtl818x_iowrite32(priv, &priv->map->ANAPARAM, RTL8225_ANAPARAM_ON);
  253. rtl818x_iowrite32(priv, &priv->map->ANAPARAM2, RTL8225_ANAPARAM2_ON);
  254. rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg & ~RTL818X_CONFIG3_ANAPARAM_WRITE);
  255. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  256. rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0);
  257. msleep(200);
  258. rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x10);
  259. rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x11);
  260. rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x00);
  261. msleep(200);
  262. reg = rtl818x_ioread8(priv, &priv->map->CMD);
  263. reg &= (1 << 1);
  264. reg |= RTL818X_CMD_RESET;
  265. rtl818x_iowrite8(priv, &priv->map->CMD, reg);
  266. i = 10;
  267. do {
  268. msleep(2);
  269. if (!(rtl818x_ioread8(priv, &priv->map->CMD) &
  270. RTL818X_CMD_RESET))
  271. break;
  272. } while (--i);
  273. if (!i) {
  274. printk(KERN_ERR "%s: Reset timeout!\n", wiphy_name(dev->wiphy));
  275. return -ETIMEDOUT;
  276. }
  277. /* reload registers from eeprom */
  278. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_LOAD);
  279. i = 10;
  280. do {
  281. msleep(4);
  282. if (!(rtl818x_ioread8(priv, &priv->map->EEPROM_CMD) &
  283. RTL818X_EEPROM_CMD_CONFIG))
  284. break;
  285. } while (--i);
  286. if (!i) {
  287. printk(KERN_ERR "%s: eeprom reset timeout!\n",
  288. wiphy_name(dev->wiphy));
  289. return -ETIMEDOUT;
  290. }
  291. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  292. reg = rtl818x_ioread8(priv, &priv->map->CONFIG3);
  293. rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg | RTL818X_CONFIG3_ANAPARAM_WRITE);
  294. rtl818x_iowrite32(priv, &priv->map->ANAPARAM, RTL8225_ANAPARAM_ON);
  295. rtl818x_iowrite32(priv, &priv->map->ANAPARAM2, RTL8225_ANAPARAM2_ON);
  296. rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg & ~RTL818X_CONFIG3_ANAPARAM_WRITE);
  297. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  298. /* setup card */
  299. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0);
  300. rtl818x_iowrite8(priv, &priv->map->GPIO, 0);
  301. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, (4 << 8));
  302. rtl818x_iowrite8(priv, &priv->map->GPIO, 1);
  303. rtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0);
  304. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  305. rtl818x_iowrite16(priv, (__le16 *)0xFFF4, 0xFFFF);
  306. reg = rtl818x_ioread8(priv, &priv->map->CONFIG1);
  307. reg &= 0x3F;
  308. reg |= 0x80;
  309. rtl818x_iowrite8(priv, &priv->map->CONFIG1, reg);
  310. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  311. rtl818x_iowrite32(priv, &priv->map->INT_TIMEOUT, 0);
  312. rtl818x_iowrite8(priv, &priv->map->WPA_CONF, 0);
  313. rtl818x_iowrite8(priv, &priv->map->RATE_FALLBACK, 0x81);
  314. // TODO: set RESP_RATE and BRSR properly
  315. rtl818x_iowrite8(priv, &priv->map->RESP_RATE, (8 << 4) | 0);
  316. rtl818x_iowrite16(priv, &priv->map->BRSR, 0x01F3);
  317. /* host_usb_init */
  318. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0);
  319. rtl818x_iowrite8(priv, &priv->map->GPIO, 0);
  320. reg = rtl818x_ioread8(priv, (u8 *)0xFE53);
  321. rtl818x_iowrite8(priv, (u8 *)0xFE53, reg | (1 << 7));
  322. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, (4 << 8));
  323. rtl818x_iowrite8(priv, &priv->map->GPIO, 0x20);
  324. rtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0);
  325. rtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x80);
  326. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x80);
  327. rtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x80);
  328. msleep(100);
  329. rtl818x_iowrite32(priv, &priv->map->RF_TIMING, 0x000a8008);
  330. rtl818x_iowrite16(priv, &priv->map->BRSR, 0xFFFF);
  331. rtl818x_iowrite32(priv, &priv->map->RF_PARA, 0x00100044);
  332. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  333. rtl818x_iowrite8(priv, &priv->map->CONFIG3, 0x44);
  334. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  335. rtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FF7);
  336. msleep(100);
  337. priv->rf->init(dev);
  338. rtl818x_iowrite16(priv, &priv->map->BRSR, 0x01F3);
  339. reg = rtl818x_ioread8(priv, &priv->map->PGSELECT) & ~1;
  340. rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg | 1);
  341. rtl818x_iowrite16(priv, (__le16 *)0xFFFE, 0x10);
  342. rtl818x_iowrite8(priv, &priv->map->TALLY_SEL, 0x80);
  343. rtl818x_iowrite8(priv, (u8 *)0xFFFF, 0x60);
  344. rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg);
  345. return 0;
  346. }
  347. static int rtl8187_start(struct ieee80211_hw *dev)
  348. {
  349. struct rtl8187_priv *priv = dev->priv;
  350. u32 reg;
  351. int ret;
  352. ret = rtl8187_init_hw(dev);
  353. if (ret)
  354. return ret;
  355. rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0xFFFF);
  356. rtl818x_iowrite32(priv, &priv->map->MAR[0], ~0);
  357. rtl818x_iowrite32(priv, &priv->map->MAR[1], ~0);
  358. rtl8187_init_urbs(dev);
  359. reg = RTL818X_RX_CONF_ONLYERLPKT |
  360. RTL818X_RX_CONF_RX_AUTORESETPHY |
  361. RTL818X_RX_CONF_BSSID |
  362. RTL818X_RX_CONF_MGMT |
  363. RTL818X_RX_CONF_DATA |
  364. (7 << 13 /* RX FIFO threshold NONE */) |
  365. (7 << 10 /* MAX RX DMA */) |
  366. RTL818X_RX_CONF_BROADCAST |
  367. RTL818X_RX_CONF_NICMAC;
  368. priv->rx_conf = reg;
  369. rtl818x_iowrite32(priv, &priv->map->RX_CONF, reg);
  370. reg = rtl818x_ioread8(priv, &priv->map->CW_CONF);
  371. reg &= ~RTL818X_CW_CONF_PERPACKET_CW_SHIFT;
  372. reg |= RTL818X_CW_CONF_PERPACKET_RETRY_SHIFT;
  373. rtl818x_iowrite8(priv, &priv->map->CW_CONF, reg);
  374. reg = rtl818x_ioread8(priv, &priv->map->TX_AGC_CTL);
  375. reg &= ~RTL818X_TX_AGC_CTL_PERPACKET_GAIN_SHIFT;
  376. reg &= ~RTL818X_TX_AGC_CTL_PERPACKET_ANTSEL_SHIFT;
  377. reg &= ~RTL818X_TX_AGC_CTL_FEEDBACK_ANT;
  378. rtl818x_iowrite8(priv, &priv->map->TX_AGC_CTL, reg);
  379. reg = RTL818X_TX_CONF_CW_MIN |
  380. (7 << 21 /* MAX TX DMA */) |
  381. RTL818X_TX_CONF_NO_ICV;
  382. rtl818x_iowrite32(priv, &priv->map->TX_CONF, reg);
  383. reg = rtl818x_ioread8(priv, &priv->map->CMD);
  384. reg |= RTL818X_CMD_TX_ENABLE;
  385. reg |= RTL818X_CMD_RX_ENABLE;
  386. rtl818x_iowrite8(priv, &priv->map->CMD, reg);
  387. return 0;
  388. }
  389. static void rtl8187_stop(struct ieee80211_hw *dev)
  390. {
  391. struct rtl8187_priv *priv = dev->priv;
  392. struct rtl8187_rx_info *info;
  393. struct sk_buff *skb;
  394. u32 reg;
  395. rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0);
  396. reg = rtl818x_ioread8(priv, &priv->map->CMD);
  397. reg &= ~RTL818X_CMD_TX_ENABLE;
  398. reg &= ~RTL818X_CMD_RX_ENABLE;
  399. rtl818x_iowrite8(priv, &priv->map->CMD, reg);
  400. priv->rf->stop(dev);
  401. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  402. reg = rtl818x_ioread8(priv, &priv->map->CONFIG4);
  403. rtl818x_iowrite8(priv, &priv->map->CONFIG4, reg | RTL818X_CONFIG4_VCOOFF);
  404. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  405. while ((skb = skb_dequeue(&priv->rx_queue))) {
  406. info = (struct rtl8187_rx_info *)skb->cb;
  407. usb_kill_urb(info->urb);
  408. kfree_skb(skb);
  409. }
  410. return;
  411. }
  412. static int rtl8187_add_interface(struct ieee80211_hw *dev,
  413. struct ieee80211_if_init_conf *conf)
  414. {
  415. struct rtl8187_priv *priv = dev->priv;
  416. int i;
  417. if (priv->mode != IEEE80211_IF_TYPE_MNTR)
  418. return -EOPNOTSUPP;
  419. switch (conf->type) {
  420. case IEEE80211_IF_TYPE_STA:
  421. priv->mode = conf->type;
  422. break;
  423. default:
  424. return -EOPNOTSUPP;
  425. }
  426. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  427. for (i = 0; i < ETH_ALEN; i++)
  428. rtl818x_iowrite8(priv, &priv->map->MAC[i],
  429. ((u8 *)conf->mac_addr)[i]);
  430. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  431. return 0;
  432. }
  433. static void rtl8187_remove_interface(struct ieee80211_hw *dev,
  434. struct ieee80211_if_init_conf *conf)
  435. {
  436. struct rtl8187_priv *priv = dev->priv;
  437. priv->mode = IEEE80211_IF_TYPE_MNTR;
  438. }
  439. static int rtl8187_config(struct ieee80211_hw *dev, struct ieee80211_conf *conf)
  440. {
  441. struct rtl8187_priv *priv = dev->priv;
  442. u32 reg;
  443. reg = rtl818x_ioread32(priv, &priv->map->TX_CONF);
  444. /* Enable TX loopback on MAC level to avoid TX during channel
  445. * changes, as this has be seen to causes problems and the
  446. * card will stop work until next reset
  447. */
  448. rtl818x_iowrite32(priv, &priv->map->TX_CONF,
  449. reg | RTL818X_TX_CONF_LOOPBACK_MAC);
  450. msleep(10);
  451. priv->rf->set_chan(dev, conf);
  452. msleep(10);
  453. rtl818x_iowrite32(priv, &priv->map->TX_CONF, reg);
  454. rtl818x_iowrite8(priv, &priv->map->SIFS, 0x22);
  455. if (conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME) {
  456. rtl818x_iowrite8(priv, &priv->map->SLOT, 0x9);
  457. rtl818x_iowrite8(priv, &priv->map->DIFS, 0x14);
  458. rtl818x_iowrite8(priv, &priv->map->EIFS, 91 - 0x14);
  459. rtl818x_iowrite8(priv, &priv->map->CW_VAL, 0x73);
  460. } else {
  461. rtl818x_iowrite8(priv, &priv->map->SLOT, 0x14);
  462. rtl818x_iowrite8(priv, &priv->map->DIFS, 0x24);
  463. rtl818x_iowrite8(priv, &priv->map->EIFS, 91 - 0x24);
  464. rtl818x_iowrite8(priv, &priv->map->CW_VAL, 0xa5);
  465. }
  466. rtl818x_iowrite16(priv, &priv->map->ATIM_WND, 2);
  467. rtl818x_iowrite16(priv, &priv->map->ATIMTR_INTERVAL, 100);
  468. rtl818x_iowrite16(priv, &priv->map->BEACON_INTERVAL, 100);
  469. rtl818x_iowrite16(priv, &priv->map->BEACON_INTERVAL_TIME, 100);
  470. return 0;
  471. }
  472. static int rtl8187_config_interface(struct ieee80211_hw *dev,
  473. struct ieee80211_vif *vif,
  474. struct ieee80211_if_conf *conf)
  475. {
  476. struct rtl8187_priv *priv = dev->priv;
  477. int i;
  478. for (i = 0; i < ETH_ALEN; i++)
  479. rtl818x_iowrite8(priv, &priv->map->BSSID[i], conf->bssid[i]);
  480. if (is_valid_ether_addr(conf->bssid))
  481. rtl818x_iowrite8(priv, &priv->map->MSR, RTL818X_MSR_INFRA);
  482. else
  483. rtl818x_iowrite8(priv, &priv->map->MSR, RTL818X_MSR_NO_LINK);
  484. return 0;
  485. }
  486. static void rtl8187_configure_filter(struct ieee80211_hw *dev,
  487. unsigned int changed_flags,
  488. unsigned int *total_flags,
  489. int mc_count, struct dev_addr_list *mclist)
  490. {
  491. struct rtl8187_priv *priv = dev->priv;
  492. if (changed_flags & FIF_FCSFAIL)
  493. priv->rx_conf ^= RTL818X_RX_CONF_FCS;
  494. if (changed_flags & FIF_CONTROL)
  495. priv->rx_conf ^= RTL818X_RX_CONF_CTRL;
  496. if (changed_flags & FIF_OTHER_BSS)
  497. priv->rx_conf ^= RTL818X_RX_CONF_MONITOR;
  498. if (*total_flags & FIF_ALLMULTI || mc_count > 0)
  499. priv->rx_conf |= RTL818X_RX_CONF_MULTICAST;
  500. else
  501. priv->rx_conf &= ~RTL818X_RX_CONF_MULTICAST;
  502. *total_flags = 0;
  503. if (priv->rx_conf & RTL818X_RX_CONF_FCS)
  504. *total_flags |= FIF_FCSFAIL;
  505. if (priv->rx_conf & RTL818X_RX_CONF_CTRL)
  506. *total_flags |= FIF_CONTROL;
  507. if (priv->rx_conf & RTL818X_RX_CONF_MONITOR)
  508. *total_flags |= FIF_OTHER_BSS;
  509. if (priv->rx_conf & RTL818X_RX_CONF_MULTICAST)
  510. *total_flags |= FIF_ALLMULTI;
  511. rtl818x_iowrite32_async(priv, &priv->map->RX_CONF, priv->rx_conf);
  512. }
  513. static const struct ieee80211_ops rtl8187_ops = {
  514. .tx = rtl8187_tx,
  515. .start = rtl8187_start,
  516. .stop = rtl8187_stop,
  517. .add_interface = rtl8187_add_interface,
  518. .remove_interface = rtl8187_remove_interface,
  519. .config = rtl8187_config,
  520. .config_interface = rtl8187_config_interface,
  521. .configure_filter = rtl8187_configure_filter,
  522. };
  523. static void rtl8187_eeprom_register_read(struct eeprom_93cx6 *eeprom)
  524. {
  525. struct ieee80211_hw *dev = eeprom->data;
  526. struct rtl8187_priv *priv = dev->priv;
  527. u8 reg = rtl818x_ioread8(priv, &priv->map->EEPROM_CMD);
  528. eeprom->reg_data_in = reg & RTL818X_EEPROM_CMD_WRITE;
  529. eeprom->reg_data_out = reg & RTL818X_EEPROM_CMD_READ;
  530. eeprom->reg_data_clock = reg & RTL818X_EEPROM_CMD_CK;
  531. eeprom->reg_chip_select = reg & RTL818X_EEPROM_CMD_CS;
  532. }
  533. static void rtl8187_eeprom_register_write(struct eeprom_93cx6 *eeprom)
  534. {
  535. struct ieee80211_hw *dev = eeprom->data;
  536. struct rtl8187_priv *priv = dev->priv;
  537. u8 reg = RTL818X_EEPROM_CMD_PROGRAM;
  538. if (eeprom->reg_data_in)
  539. reg |= RTL818X_EEPROM_CMD_WRITE;
  540. if (eeprom->reg_data_out)
  541. reg |= RTL818X_EEPROM_CMD_READ;
  542. if (eeprom->reg_data_clock)
  543. reg |= RTL818X_EEPROM_CMD_CK;
  544. if (eeprom->reg_chip_select)
  545. reg |= RTL818X_EEPROM_CMD_CS;
  546. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, reg);
  547. udelay(10);
  548. }
  549. static int __devinit rtl8187_probe(struct usb_interface *intf,
  550. const struct usb_device_id *id)
  551. {
  552. struct usb_device *udev = interface_to_usbdev(intf);
  553. struct ieee80211_hw *dev;
  554. struct rtl8187_priv *priv;
  555. struct eeprom_93cx6 eeprom;
  556. struct ieee80211_channel *channel;
  557. u16 txpwr, reg;
  558. int err, i;
  559. DECLARE_MAC_BUF(mac);
  560. dev = ieee80211_alloc_hw(sizeof(*priv), &rtl8187_ops);
  561. if (!dev) {
  562. printk(KERN_ERR "rtl8187: ieee80211 alloc failed\n");
  563. return -ENOMEM;
  564. }
  565. priv = dev->priv;
  566. SET_IEEE80211_DEV(dev, &intf->dev);
  567. usb_set_intfdata(intf, dev);
  568. priv->udev = udev;
  569. usb_get_dev(udev);
  570. skb_queue_head_init(&priv->rx_queue);
  571. memcpy(priv->channels, rtl818x_channels, sizeof(rtl818x_channels));
  572. memcpy(priv->rates, rtl818x_rates, sizeof(rtl818x_rates));
  573. priv->map = (struct rtl818x_csr *)0xFF00;
  574. priv->modes[0].mode = MODE_IEEE80211G;
  575. priv->modes[0].num_rates = ARRAY_SIZE(rtl818x_rates);
  576. priv->modes[0].rates = priv->rates;
  577. priv->modes[0].num_channels = ARRAY_SIZE(rtl818x_channels);
  578. priv->modes[0].channels = priv->channels;
  579. priv->modes[1].mode = MODE_IEEE80211B;
  580. priv->modes[1].num_rates = 4;
  581. priv->modes[1].rates = priv->rates;
  582. priv->modes[1].num_channels = ARRAY_SIZE(rtl818x_channels);
  583. priv->modes[1].channels = priv->channels;
  584. priv->mode = IEEE80211_IF_TYPE_MNTR;
  585. dev->flags = IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING |
  586. IEEE80211_HW_RX_INCLUDES_FCS;
  587. dev->extra_tx_headroom = sizeof(struct rtl8187_tx_hdr);
  588. dev->queues = 1;
  589. dev->max_rssi = 65;
  590. dev->max_signal = 64;
  591. for (i = 0; i < 2; i++)
  592. if ((err = ieee80211_register_hwmode(dev, &priv->modes[i])))
  593. goto err_free_dev;
  594. eeprom.data = dev;
  595. eeprom.register_read = rtl8187_eeprom_register_read;
  596. eeprom.register_write = rtl8187_eeprom_register_write;
  597. if (rtl818x_ioread32(priv, &priv->map->RX_CONF) & (1 << 6))
  598. eeprom.width = PCI_EEPROM_WIDTH_93C66;
  599. else
  600. eeprom.width = PCI_EEPROM_WIDTH_93C46;
  601. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  602. udelay(10);
  603. eeprom_93cx6_multiread(&eeprom, RTL8187_EEPROM_MAC_ADDR,
  604. (__le16 __force *)dev->wiphy->perm_addr, 3);
  605. if (!is_valid_ether_addr(dev->wiphy->perm_addr)) {
  606. printk(KERN_WARNING "rtl8187: Invalid hwaddr! Using randomly "
  607. "generated MAC address\n");
  608. random_ether_addr(dev->wiphy->perm_addr);
  609. }
  610. channel = priv->channels;
  611. for (i = 0; i < 3; i++) {
  612. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_1 + i,
  613. &txpwr);
  614. (*channel++).val = txpwr & 0xFF;
  615. (*channel++).val = txpwr >> 8;
  616. }
  617. for (i = 0; i < 2; i++) {
  618. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_4 + i,
  619. &txpwr);
  620. (*channel++).val = txpwr & 0xFF;
  621. (*channel++).val = txpwr >> 8;
  622. }
  623. for (i = 0; i < 2; i++) {
  624. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_6 + i,
  625. &txpwr);
  626. (*channel++).val = txpwr & 0xFF;
  627. (*channel++).val = txpwr >> 8;
  628. }
  629. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_BASE,
  630. &priv->txpwr_base);
  631. reg = rtl818x_ioread8(priv, &priv->map->PGSELECT) & ~1;
  632. rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg | 1);
  633. /* 0 means asic B-cut, we should use SW 3 wire
  634. * bit-by-bit banging for radio. 1 means we can use
  635. * USB specific request to write radio registers */
  636. priv->asic_rev = rtl818x_ioread8(priv, (u8 *)0xFFFE) & 0x3;
  637. rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg);
  638. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  639. priv->rf = rtl8187_detect_rf(dev);
  640. err = ieee80211_register_hw(dev);
  641. if (err) {
  642. printk(KERN_ERR "rtl8187: Cannot register device\n");
  643. goto err_free_dev;
  644. }
  645. printk(KERN_INFO "%s: hwaddr %s, rtl8187 V%d + %s\n",
  646. wiphy_name(dev->wiphy), print_mac(mac, dev->wiphy->perm_addr),
  647. priv->asic_rev, priv->rf->name);
  648. return 0;
  649. err_free_dev:
  650. ieee80211_free_hw(dev);
  651. usb_set_intfdata(intf, NULL);
  652. usb_put_dev(udev);
  653. return err;
  654. }
  655. static void __devexit rtl8187_disconnect(struct usb_interface *intf)
  656. {
  657. struct ieee80211_hw *dev = usb_get_intfdata(intf);
  658. struct rtl8187_priv *priv;
  659. if (!dev)
  660. return;
  661. ieee80211_unregister_hw(dev);
  662. priv = dev->priv;
  663. usb_put_dev(interface_to_usbdev(intf));
  664. ieee80211_free_hw(dev);
  665. }
  666. static struct usb_driver rtl8187_driver = {
  667. .name = KBUILD_MODNAME,
  668. .id_table = rtl8187_table,
  669. .probe = rtl8187_probe,
  670. .disconnect = rtl8187_disconnect,
  671. };
  672. static int __init rtl8187_init(void)
  673. {
  674. return usb_register(&rtl8187_driver);
  675. }
  676. static void __exit rtl8187_exit(void)
  677. {
  678. usb_deregister(&rtl8187_driver);
  679. }
  680. module_init(rtl8187_init);
  681. module_exit(rtl8187_exit);