init.c 42 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741
  1. /*
  2. * Copyright (c) 2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/moduleparam.h>
  17. #include <linux/errno.h>
  18. #include <linux/of.h>
  19. #include <linux/mmc/sdio_func.h>
  20. #include "core.h"
  21. #include "cfg80211.h"
  22. #include "target.h"
  23. #include "debug.h"
  24. #include "hif-ops.h"
  25. unsigned int debug_mask;
  26. static unsigned int testmode;
  27. static bool suspend_cutpower;
  28. module_param(debug_mask, uint, 0644);
  29. module_param(testmode, uint, 0644);
  30. module_param(suspend_cutpower, bool, 0444);
  31. /*
  32. * Include definitions here that can be used to tune the WLAN module
  33. * behavior. Different customers can tune the behavior as per their needs,
  34. * here.
  35. */
  36. /*
  37. * This configuration item enable/disable keepalive support.
  38. * Keepalive support: In the absence of any data traffic to AP, null
  39. * frames will be sent to the AP at periodic interval, to keep the association
  40. * active. This configuration item defines the periodic interval.
  41. * Use value of zero to disable keepalive support
  42. * Default: 60 seconds
  43. */
  44. #define WLAN_CONFIG_KEEP_ALIVE_INTERVAL 60
  45. /*
  46. * This configuration item sets the value of disconnect timeout
  47. * Firmware delays sending the disconnec event to the host for this
  48. * timeout after is gets disconnected from the current AP.
  49. * If the firmware successly roams within the disconnect timeout
  50. * it sends a new connect event
  51. */
  52. #define WLAN_CONFIG_DISCONNECT_TIMEOUT 10
  53. #define CONFIG_AR600x_DEBUG_UART_TX_PIN 8
  54. #define ATH6KL_DATA_OFFSET 64
  55. struct sk_buff *ath6kl_buf_alloc(int size)
  56. {
  57. struct sk_buff *skb;
  58. u16 reserved;
  59. /* Add chacheline space at front and back of buffer */
  60. reserved = (2 * L1_CACHE_BYTES) + ATH6KL_DATA_OFFSET +
  61. sizeof(struct htc_packet) + ATH6KL_HTC_ALIGN_BYTES;
  62. skb = dev_alloc_skb(size + reserved);
  63. if (skb)
  64. skb_reserve(skb, reserved - L1_CACHE_BYTES);
  65. return skb;
  66. }
  67. void ath6kl_init_profile_info(struct ath6kl_vif *vif)
  68. {
  69. vif->ssid_len = 0;
  70. memset(vif->ssid, 0, sizeof(vif->ssid));
  71. vif->dot11_auth_mode = OPEN_AUTH;
  72. vif->auth_mode = NONE_AUTH;
  73. vif->prwise_crypto = NONE_CRYPT;
  74. vif->prwise_crypto_len = 0;
  75. vif->grp_crypto = NONE_CRYPT;
  76. vif->grp_crypto_len = 0;
  77. memset(vif->wep_key_list, 0, sizeof(vif->wep_key_list));
  78. memset(vif->req_bssid, 0, sizeof(vif->req_bssid));
  79. memset(vif->bssid, 0, sizeof(vif->bssid));
  80. vif->bss_ch = 0;
  81. }
  82. static int ath6kl_set_host_app_area(struct ath6kl *ar)
  83. {
  84. u32 address, data;
  85. struct host_app_area host_app_area;
  86. /* Fetch the address of the host_app_area_s
  87. * instance in the host interest area */
  88. address = ath6kl_get_hi_item_addr(ar, HI_ITEM(hi_app_host_interest));
  89. address = TARG_VTOP(ar->target_type, address);
  90. if (ath6kl_diag_read32(ar, address, &data))
  91. return -EIO;
  92. address = TARG_VTOP(ar->target_type, data);
  93. host_app_area.wmi_protocol_ver = cpu_to_le32(WMI_PROTOCOL_VERSION);
  94. if (ath6kl_diag_write(ar, address, (u8 *) &host_app_area,
  95. sizeof(struct host_app_area)))
  96. return -EIO;
  97. return 0;
  98. }
  99. static inline void set_ac2_ep_map(struct ath6kl *ar,
  100. u8 ac,
  101. enum htc_endpoint_id ep)
  102. {
  103. ar->ac2ep_map[ac] = ep;
  104. ar->ep2ac_map[ep] = ac;
  105. }
  106. /* connect to a service */
  107. static int ath6kl_connectservice(struct ath6kl *ar,
  108. struct htc_service_connect_req *con_req,
  109. char *desc)
  110. {
  111. int status;
  112. struct htc_service_connect_resp response;
  113. memset(&response, 0, sizeof(response));
  114. status = ath6kl_htc_conn_service(ar->htc_target, con_req, &response);
  115. if (status) {
  116. ath6kl_err("failed to connect to %s service status:%d\n",
  117. desc, status);
  118. return status;
  119. }
  120. switch (con_req->svc_id) {
  121. case WMI_CONTROL_SVC:
  122. if (test_bit(WMI_ENABLED, &ar->flag))
  123. ath6kl_wmi_set_control_ep(ar->wmi, response.endpoint);
  124. ar->ctrl_ep = response.endpoint;
  125. break;
  126. case WMI_DATA_BE_SVC:
  127. set_ac2_ep_map(ar, WMM_AC_BE, response.endpoint);
  128. break;
  129. case WMI_DATA_BK_SVC:
  130. set_ac2_ep_map(ar, WMM_AC_BK, response.endpoint);
  131. break;
  132. case WMI_DATA_VI_SVC:
  133. set_ac2_ep_map(ar, WMM_AC_VI, response.endpoint);
  134. break;
  135. case WMI_DATA_VO_SVC:
  136. set_ac2_ep_map(ar, WMM_AC_VO, response.endpoint);
  137. break;
  138. default:
  139. ath6kl_err("service id is not mapped %d\n", con_req->svc_id);
  140. return -EINVAL;
  141. }
  142. return 0;
  143. }
  144. static int ath6kl_init_service_ep(struct ath6kl *ar)
  145. {
  146. struct htc_service_connect_req connect;
  147. memset(&connect, 0, sizeof(connect));
  148. /* these fields are the same for all service endpoints */
  149. connect.ep_cb.rx = ath6kl_rx;
  150. connect.ep_cb.rx_refill = ath6kl_rx_refill;
  151. connect.ep_cb.tx_full = ath6kl_tx_queue_full;
  152. /*
  153. * Set the max queue depth so that our ath6kl_tx_queue_full handler
  154. * gets called.
  155. */
  156. connect.max_txq_depth = MAX_DEFAULT_SEND_QUEUE_DEPTH;
  157. connect.ep_cb.rx_refill_thresh = ATH6KL_MAX_RX_BUFFERS / 4;
  158. if (!connect.ep_cb.rx_refill_thresh)
  159. connect.ep_cb.rx_refill_thresh++;
  160. /* connect to control service */
  161. connect.svc_id = WMI_CONTROL_SVC;
  162. if (ath6kl_connectservice(ar, &connect, "WMI CONTROL"))
  163. return -EIO;
  164. connect.flags |= HTC_FLGS_TX_BNDL_PAD_EN;
  165. /*
  166. * Limit the HTC message size on the send path, although e can
  167. * receive A-MSDU frames of 4K, we will only send ethernet-sized
  168. * (802.3) frames on the send path.
  169. */
  170. connect.max_rxmsg_sz = WMI_MAX_TX_DATA_FRAME_LENGTH;
  171. /*
  172. * To reduce the amount of committed memory for larger A_MSDU
  173. * frames, use the recv-alloc threshold mechanism for larger
  174. * packets.
  175. */
  176. connect.ep_cb.rx_alloc_thresh = ATH6KL_BUFFER_SIZE;
  177. connect.ep_cb.rx_allocthresh = ath6kl_alloc_amsdu_rxbuf;
  178. /*
  179. * For the remaining data services set the connection flag to
  180. * reduce dribbling, if configured to do so.
  181. */
  182. connect.conn_flags |= HTC_CONN_FLGS_REDUCE_CRED_DRIB;
  183. connect.conn_flags &= ~HTC_CONN_FLGS_THRESH_MASK;
  184. connect.conn_flags |= HTC_CONN_FLGS_THRESH_LVL_HALF;
  185. connect.svc_id = WMI_DATA_BE_SVC;
  186. if (ath6kl_connectservice(ar, &connect, "WMI DATA BE"))
  187. return -EIO;
  188. /* connect to back-ground map this to WMI LOW_PRI */
  189. connect.svc_id = WMI_DATA_BK_SVC;
  190. if (ath6kl_connectservice(ar, &connect, "WMI DATA BK"))
  191. return -EIO;
  192. /* connect to Video service, map this to to HI PRI */
  193. connect.svc_id = WMI_DATA_VI_SVC;
  194. if (ath6kl_connectservice(ar, &connect, "WMI DATA VI"))
  195. return -EIO;
  196. /*
  197. * Connect to VO service, this is currently not mapped to a WMI
  198. * priority stream due to historical reasons. WMI originally
  199. * defined 3 priorities over 3 mailboxes We can change this when
  200. * WMI is reworked so that priorities are not dependent on
  201. * mailboxes.
  202. */
  203. connect.svc_id = WMI_DATA_VO_SVC;
  204. if (ath6kl_connectservice(ar, &connect, "WMI DATA VO"))
  205. return -EIO;
  206. return 0;
  207. }
  208. void ath6kl_init_control_info(struct ath6kl_vif *vif)
  209. {
  210. ath6kl_init_profile_info(vif);
  211. vif->def_txkey_index = 0;
  212. memset(vif->wep_key_list, 0, sizeof(vif->wep_key_list));
  213. vif->ch_hint = 0;
  214. }
  215. /*
  216. * Set HTC/Mbox operational parameters, this can only be called when the
  217. * target is in the BMI phase.
  218. */
  219. static int ath6kl_set_htc_params(struct ath6kl *ar, u32 mbox_isr_yield_val,
  220. u8 htc_ctrl_buf)
  221. {
  222. int status;
  223. u32 blk_size;
  224. blk_size = ar->mbox_info.block_size;
  225. if (htc_ctrl_buf)
  226. blk_size |= ((u32)htc_ctrl_buf) << 16;
  227. /* set the host interest area for the block size */
  228. status = ath6kl_bmi_write(ar,
  229. ath6kl_get_hi_item_addr(ar,
  230. HI_ITEM(hi_mbox_io_block_sz)),
  231. (u8 *)&blk_size,
  232. 4);
  233. if (status) {
  234. ath6kl_err("bmi_write_memory for IO block size failed\n");
  235. goto out;
  236. }
  237. ath6kl_dbg(ATH6KL_DBG_TRC, "block size set: %d (target addr:0x%X)\n",
  238. blk_size,
  239. ath6kl_get_hi_item_addr(ar, HI_ITEM(hi_mbox_io_block_sz)));
  240. if (mbox_isr_yield_val) {
  241. /* set the host interest area for the mbox ISR yield limit */
  242. status = ath6kl_bmi_write(ar,
  243. ath6kl_get_hi_item_addr(ar,
  244. HI_ITEM(hi_mbox_isr_yield_limit)),
  245. (u8 *)&mbox_isr_yield_val,
  246. 4);
  247. if (status) {
  248. ath6kl_err("bmi_write_memory for yield limit failed\n");
  249. goto out;
  250. }
  251. }
  252. out:
  253. return status;
  254. }
  255. static int ath6kl_target_config_wlan_params(struct ath6kl *ar, int idx)
  256. {
  257. int status = 0;
  258. int ret;
  259. /*
  260. * Configure the device for rx dot11 header rules. "0,0" are the
  261. * default values. Required if checksum offload is needed. Set
  262. * RxMetaVersion to 2.
  263. */
  264. if (ath6kl_wmi_set_rx_frame_format_cmd(ar->wmi, idx,
  265. ar->rx_meta_ver, 0, 0)) {
  266. ath6kl_err("unable to set the rx frame format\n");
  267. status = -EIO;
  268. }
  269. if (ar->conf_flags & ATH6KL_CONF_IGNORE_PS_FAIL_EVT_IN_SCAN)
  270. if ((ath6kl_wmi_pmparams_cmd(ar->wmi, idx, 0, 1, 0, 0, 1,
  271. IGNORE_POWER_SAVE_FAIL_EVENT_DURING_SCAN)) != 0) {
  272. ath6kl_err("unable to set power save fail event policy\n");
  273. status = -EIO;
  274. }
  275. if (!(ar->conf_flags & ATH6KL_CONF_IGNORE_ERP_BARKER))
  276. if ((ath6kl_wmi_set_lpreamble_cmd(ar->wmi, idx, 0,
  277. WMI_DONOT_IGNORE_BARKER_IN_ERP)) != 0) {
  278. ath6kl_err("unable to set barker preamble policy\n");
  279. status = -EIO;
  280. }
  281. if (ath6kl_wmi_set_keepalive_cmd(ar->wmi, idx,
  282. WLAN_CONFIG_KEEP_ALIVE_INTERVAL)) {
  283. ath6kl_err("unable to set keep alive interval\n");
  284. status = -EIO;
  285. }
  286. if (ath6kl_wmi_disctimeout_cmd(ar->wmi, idx,
  287. WLAN_CONFIG_DISCONNECT_TIMEOUT)) {
  288. ath6kl_err("unable to set disconnect timeout\n");
  289. status = -EIO;
  290. }
  291. if (!(ar->conf_flags & ATH6KL_CONF_ENABLE_TX_BURST))
  292. if (ath6kl_wmi_set_wmm_txop(ar->wmi, idx, WMI_TXOP_DISABLED)) {
  293. ath6kl_err("unable to set txop bursting\n");
  294. status = -EIO;
  295. }
  296. /*
  297. * FIXME: Make sure p2p configurations are not applied to
  298. * non-p2p capable interfaces when multivif support is enabled.
  299. */
  300. if (ar->p2p) {
  301. ret = ath6kl_wmi_info_req_cmd(ar->wmi, idx,
  302. P2P_FLAG_CAPABILITIES_REQ |
  303. P2P_FLAG_MACADDR_REQ |
  304. P2P_FLAG_HMODEL_REQ);
  305. if (ret) {
  306. ath6kl_dbg(ATH6KL_DBG_TRC, "failed to request P2P "
  307. "capabilities (%d) - assuming P2P not "
  308. "supported\n", ret);
  309. ar->p2p = 0;
  310. }
  311. }
  312. /*
  313. * FIXME: Make sure p2p configurations are not applied to
  314. * non-p2p capable interfaces when multivif support is enabled.
  315. */
  316. if (ar->p2p) {
  317. /* Enable Probe Request reporting for P2P */
  318. ret = ath6kl_wmi_probe_report_req_cmd(ar->wmi, idx, true);
  319. if (ret) {
  320. ath6kl_dbg(ATH6KL_DBG_TRC, "failed to enable Probe "
  321. "Request reporting (%d)\n", ret);
  322. }
  323. }
  324. return status;
  325. }
  326. int ath6kl_configure_target(struct ath6kl *ar)
  327. {
  328. u32 param, ram_reserved_size;
  329. u8 fw_iftype, fw_mode = 0, fw_submode = 0;
  330. int i;
  331. /*
  332. * Note: Even though the firmware interface type is
  333. * chosen as BSS_STA for all three interfaces, can
  334. * be configured to IBSS/AP as long as the fw submode
  335. * remains normal mode (0 - AP, STA and IBSS). But
  336. * due to an target assert in firmware only one interface is
  337. * configured for now.
  338. */
  339. fw_iftype = HI_OPTION_FW_MODE_BSS_STA;
  340. for (i = 0; i < MAX_NUM_VIF; i++)
  341. fw_mode |= fw_iftype << (i * HI_OPTION_FW_MODE_BITS);
  342. /*
  343. * By default, submodes :
  344. * vif[0] - AP/STA/IBSS
  345. * vif[1] - "P2P dev"/"P2P GO"/"P2P Client"
  346. * vif[2] - "P2P dev"/"P2P GO"/"P2P Client"
  347. */
  348. for (i = 0; i < ar->max_norm_iface; i++)
  349. fw_submode |= HI_OPTION_FW_SUBMODE_NONE <<
  350. (i * HI_OPTION_FW_SUBMODE_BITS);
  351. for (i = ar->max_norm_iface; i < MAX_NUM_VIF; i++)
  352. fw_submode |= HI_OPTION_FW_SUBMODE_P2PDEV <<
  353. (i * HI_OPTION_FW_SUBMODE_BITS);
  354. /*
  355. * FIXME: This needs to be removed once the multivif
  356. * support is enabled.
  357. */
  358. if (ar->p2p)
  359. fw_submode = HI_OPTION_FW_SUBMODE_P2PDEV;
  360. param = HTC_PROTOCOL_VERSION;
  361. if (ath6kl_bmi_write(ar,
  362. ath6kl_get_hi_item_addr(ar,
  363. HI_ITEM(hi_app_host_interest)),
  364. (u8 *)&param, 4) != 0) {
  365. ath6kl_err("bmi_write_memory for htc version failed\n");
  366. return -EIO;
  367. }
  368. /* set the firmware mode to STA/IBSS/AP */
  369. param = 0;
  370. if (ath6kl_bmi_read(ar,
  371. ath6kl_get_hi_item_addr(ar,
  372. HI_ITEM(hi_option_flag)),
  373. (u8 *)&param, 4) != 0) {
  374. ath6kl_err("bmi_read_memory for setting fwmode failed\n");
  375. return -EIO;
  376. }
  377. param |= (MAX_NUM_VIF << HI_OPTION_NUM_DEV_SHIFT);
  378. param |= fw_mode << HI_OPTION_FW_MODE_SHIFT;
  379. param |= fw_submode << HI_OPTION_FW_SUBMODE_SHIFT;
  380. param |= (0 << HI_OPTION_MAC_ADDR_METHOD_SHIFT);
  381. param |= (0 << HI_OPTION_FW_BRIDGE_SHIFT);
  382. if (ath6kl_bmi_write(ar,
  383. ath6kl_get_hi_item_addr(ar,
  384. HI_ITEM(hi_option_flag)),
  385. (u8 *)&param,
  386. 4) != 0) {
  387. ath6kl_err("bmi_write_memory for setting fwmode failed\n");
  388. return -EIO;
  389. }
  390. ath6kl_dbg(ATH6KL_DBG_TRC, "firmware mode set\n");
  391. /*
  392. * Hardcode the address use for the extended board data
  393. * Ideally this should be pre-allocate by the OS at boot time
  394. * But since it is a new feature and board data is loaded
  395. * at init time, we have to workaround this from host.
  396. * It is difficult to patch the firmware boot code,
  397. * but possible in theory.
  398. */
  399. param = ar->hw.board_ext_data_addr;
  400. ram_reserved_size = ar->hw.reserved_ram_size;
  401. if (ath6kl_bmi_write(ar, ath6kl_get_hi_item_addr(ar,
  402. HI_ITEM(hi_board_ext_data)),
  403. (u8 *)&param, 4) != 0) {
  404. ath6kl_err("bmi_write_memory for hi_board_ext_data failed\n");
  405. return -EIO;
  406. }
  407. if (ath6kl_bmi_write(ar, ath6kl_get_hi_item_addr(ar,
  408. HI_ITEM(hi_end_ram_reserve_sz)),
  409. (u8 *)&ram_reserved_size, 4) != 0) {
  410. ath6kl_err("bmi_write_memory for hi_end_ram_reserve_sz failed\n");
  411. return -EIO;
  412. }
  413. /* set the block size for the target */
  414. if (ath6kl_set_htc_params(ar, MBOX_YIELD_LIMIT, 0))
  415. /* use default number of control buffers */
  416. return -EIO;
  417. return 0;
  418. }
  419. void ath6kl_core_free(struct ath6kl *ar)
  420. {
  421. wiphy_free(ar->wiphy);
  422. }
  423. void ath6kl_core_cleanup(struct ath6kl *ar)
  424. {
  425. ath6kl_hif_power_off(ar);
  426. destroy_workqueue(ar->ath6kl_wq);
  427. if (ar->htc_target)
  428. ath6kl_htc_cleanup(ar->htc_target);
  429. ath6kl_cookie_cleanup(ar);
  430. ath6kl_cleanup_amsdu_rxbufs(ar);
  431. ath6kl_bmi_cleanup(ar);
  432. ath6kl_debug_cleanup(ar);
  433. kfree(ar->fw_board);
  434. kfree(ar->fw_otp);
  435. kfree(ar->fw);
  436. kfree(ar->fw_patch);
  437. ath6kl_deinit_ieee80211_hw(ar);
  438. }
  439. /* firmware upload */
  440. static int ath6kl_get_fw(struct ath6kl *ar, const char *filename,
  441. u8 **fw, size_t *fw_len)
  442. {
  443. const struct firmware *fw_entry;
  444. int ret;
  445. ret = request_firmware(&fw_entry, filename, ar->dev);
  446. if (ret)
  447. return ret;
  448. *fw_len = fw_entry->size;
  449. *fw = kmemdup(fw_entry->data, fw_entry->size, GFP_KERNEL);
  450. if (*fw == NULL)
  451. ret = -ENOMEM;
  452. release_firmware(fw_entry);
  453. return ret;
  454. }
  455. #ifdef CONFIG_OF
  456. static const char *get_target_ver_dir(const struct ath6kl *ar)
  457. {
  458. switch (ar->version.target_ver) {
  459. case AR6003_REV1_VERSION:
  460. return "ath6k/AR6003/hw1.0";
  461. case AR6003_REV2_VERSION:
  462. return "ath6k/AR6003/hw2.0";
  463. case AR6003_REV3_VERSION:
  464. return "ath6k/AR6003/hw2.1.1";
  465. }
  466. ath6kl_warn("%s: unsupported target version 0x%x.\n", __func__,
  467. ar->version.target_ver);
  468. return NULL;
  469. }
  470. /*
  471. * Check the device tree for a board-id and use it to construct
  472. * the pathname to the firmware file. Used (for now) to find a
  473. * fallback to the "bdata.bin" file--typically a symlink to the
  474. * appropriate board-specific file.
  475. */
  476. static bool check_device_tree(struct ath6kl *ar)
  477. {
  478. static const char *board_id_prop = "atheros,board-id";
  479. struct device_node *node;
  480. char board_filename[64];
  481. const char *board_id;
  482. int ret;
  483. for_each_compatible_node(node, NULL, "atheros,ath6kl") {
  484. board_id = of_get_property(node, board_id_prop, NULL);
  485. if (board_id == NULL) {
  486. ath6kl_warn("No \"%s\" property on %s node.\n",
  487. board_id_prop, node->name);
  488. continue;
  489. }
  490. snprintf(board_filename, sizeof(board_filename),
  491. "%s/bdata.%s.bin", get_target_ver_dir(ar), board_id);
  492. ret = ath6kl_get_fw(ar, board_filename, &ar->fw_board,
  493. &ar->fw_board_len);
  494. if (ret) {
  495. ath6kl_err("Failed to get DT board file %s: %d\n",
  496. board_filename, ret);
  497. continue;
  498. }
  499. return true;
  500. }
  501. return false;
  502. }
  503. #else
  504. static bool check_device_tree(struct ath6kl *ar)
  505. {
  506. return false;
  507. }
  508. #endif /* CONFIG_OF */
  509. static int ath6kl_fetch_board_file(struct ath6kl *ar)
  510. {
  511. const char *filename;
  512. int ret;
  513. if (ar->fw_board != NULL)
  514. return 0;
  515. switch (ar->version.target_ver) {
  516. case AR6003_REV2_VERSION:
  517. filename = AR6003_REV2_BOARD_DATA_FILE;
  518. break;
  519. case AR6004_REV1_VERSION:
  520. filename = AR6004_REV1_BOARD_DATA_FILE;
  521. break;
  522. default:
  523. filename = AR6003_REV3_BOARD_DATA_FILE;
  524. break;
  525. }
  526. ret = ath6kl_get_fw(ar, filename, &ar->fw_board,
  527. &ar->fw_board_len);
  528. if (ret == 0) {
  529. /* managed to get proper board file */
  530. return 0;
  531. }
  532. if (check_device_tree(ar)) {
  533. /* got board file from device tree */
  534. return 0;
  535. }
  536. /* there was no proper board file, try to use default instead */
  537. ath6kl_warn("Failed to get board file %s (%d), trying to find default board file.\n",
  538. filename, ret);
  539. switch (ar->version.target_ver) {
  540. case AR6003_REV2_VERSION:
  541. filename = AR6003_REV2_DEFAULT_BOARD_DATA_FILE;
  542. break;
  543. case AR6004_REV1_VERSION:
  544. filename = AR6004_REV1_DEFAULT_BOARD_DATA_FILE;
  545. break;
  546. default:
  547. filename = AR6003_REV3_DEFAULT_BOARD_DATA_FILE;
  548. break;
  549. }
  550. ret = ath6kl_get_fw(ar, filename, &ar->fw_board,
  551. &ar->fw_board_len);
  552. if (ret) {
  553. ath6kl_err("Failed to get default board file %s: %d\n",
  554. filename, ret);
  555. return ret;
  556. }
  557. ath6kl_warn("WARNING! No proper board file was not found, instead using a default board file.\n");
  558. ath6kl_warn("Most likely your hardware won't work as specified. Install correct board file!\n");
  559. return 0;
  560. }
  561. static int ath6kl_fetch_otp_file(struct ath6kl *ar)
  562. {
  563. const char *filename;
  564. int ret;
  565. if (ar->fw_otp != NULL)
  566. return 0;
  567. switch (ar->version.target_ver) {
  568. case AR6003_REV2_VERSION:
  569. filename = AR6003_REV2_OTP_FILE;
  570. break;
  571. case AR6004_REV1_VERSION:
  572. ath6kl_dbg(ATH6KL_DBG_TRC, "AR6004 doesn't need OTP file\n");
  573. return 0;
  574. break;
  575. default:
  576. filename = AR6003_REV3_OTP_FILE;
  577. break;
  578. }
  579. ret = ath6kl_get_fw(ar, filename, &ar->fw_otp,
  580. &ar->fw_otp_len);
  581. if (ret) {
  582. ath6kl_err("Failed to get OTP file %s: %d\n",
  583. filename, ret);
  584. return ret;
  585. }
  586. return 0;
  587. }
  588. static int ath6kl_fetch_fw_file(struct ath6kl *ar)
  589. {
  590. const char *filename;
  591. int ret;
  592. if (ar->fw != NULL)
  593. return 0;
  594. if (testmode) {
  595. switch (ar->version.target_ver) {
  596. case AR6003_REV2_VERSION:
  597. filename = AR6003_REV2_TCMD_FIRMWARE_FILE;
  598. break;
  599. case AR6003_REV3_VERSION:
  600. filename = AR6003_REV3_TCMD_FIRMWARE_FILE;
  601. break;
  602. case AR6004_REV1_VERSION:
  603. ath6kl_warn("testmode not supported with ar6004\n");
  604. return -EOPNOTSUPP;
  605. default:
  606. ath6kl_warn("unknown target version: 0x%x\n",
  607. ar->version.target_ver);
  608. return -EINVAL;
  609. }
  610. set_bit(TESTMODE, &ar->flag);
  611. goto get_fw;
  612. }
  613. switch (ar->version.target_ver) {
  614. case AR6003_REV2_VERSION:
  615. filename = AR6003_REV2_FIRMWARE_FILE;
  616. break;
  617. case AR6004_REV1_VERSION:
  618. filename = AR6004_REV1_FIRMWARE_FILE;
  619. break;
  620. default:
  621. filename = AR6003_REV3_FIRMWARE_FILE;
  622. break;
  623. }
  624. get_fw:
  625. ret = ath6kl_get_fw(ar, filename, &ar->fw, &ar->fw_len);
  626. if (ret) {
  627. ath6kl_err("Failed to get firmware file %s: %d\n",
  628. filename, ret);
  629. return ret;
  630. }
  631. return 0;
  632. }
  633. static int ath6kl_fetch_patch_file(struct ath6kl *ar)
  634. {
  635. const char *filename;
  636. int ret;
  637. switch (ar->version.target_ver) {
  638. case AR6003_REV2_VERSION:
  639. filename = AR6003_REV2_PATCH_FILE;
  640. break;
  641. case AR6004_REV1_VERSION:
  642. /* FIXME: implement for AR6004 */
  643. return 0;
  644. break;
  645. default:
  646. filename = AR6003_REV3_PATCH_FILE;
  647. break;
  648. }
  649. if (ar->fw_patch == NULL) {
  650. ret = ath6kl_get_fw(ar, filename, &ar->fw_patch,
  651. &ar->fw_patch_len);
  652. if (ret) {
  653. ath6kl_err("Failed to get patch file %s: %d\n",
  654. filename, ret);
  655. return ret;
  656. }
  657. }
  658. return 0;
  659. }
  660. static int ath6kl_fetch_fw_api1(struct ath6kl *ar)
  661. {
  662. int ret;
  663. ret = ath6kl_fetch_otp_file(ar);
  664. if (ret)
  665. return ret;
  666. ret = ath6kl_fetch_fw_file(ar);
  667. if (ret)
  668. return ret;
  669. ret = ath6kl_fetch_patch_file(ar);
  670. if (ret)
  671. return ret;
  672. return 0;
  673. }
  674. static int ath6kl_fetch_fw_api2(struct ath6kl *ar)
  675. {
  676. size_t magic_len, len, ie_len;
  677. const struct firmware *fw;
  678. struct ath6kl_fw_ie *hdr;
  679. const char *filename;
  680. const u8 *data;
  681. int ret, ie_id, i, index, bit;
  682. __le32 *val;
  683. switch (ar->version.target_ver) {
  684. case AR6003_REV2_VERSION:
  685. filename = AR6003_REV2_FIRMWARE_2_FILE;
  686. break;
  687. case AR6003_REV3_VERSION:
  688. filename = AR6003_REV3_FIRMWARE_2_FILE;
  689. break;
  690. case AR6004_REV1_VERSION:
  691. filename = AR6004_REV1_FIRMWARE_2_FILE;
  692. break;
  693. case AR6004_REV2_VERSION:
  694. filename = AR6004_REV2_FIRMWARE_2_FILE;
  695. break;
  696. default:
  697. return -EOPNOTSUPP;
  698. }
  699. ret = request_firmware(&fw, filename, ar->dev);
  700. if (ret)
  701. return ret;
  702. data = fw->data;
  703. len = fw->size;
  704. /* magic also includes the null byte, check that as well */
  705. magic_len = strlen(ATH6KL_FIRMWARE_MAGIC) + 1;
  706. if (len < magic_len) {
  707. ret = -EINVAL;
  708. goto out;
  709. }
  710. if (memcmp(data, ATH6KL_FIRMWARE_MAGIC, magic_len) != 0) {
  711. ret = -EINVAL;
  712. goto out;
  713. }
  714. len -= magic_len;
  715. data += magic_len;
  716. /* loop elements */
  717. while (len > sizeof(struct ath6kl_fw_ie)) {
  718. /* hdr is unaligned! */
  719. hdr = (struct ath6kl_fw_ie *) data;
  720. ie_id = le32_to_cpup(&hdr->id);
  721. ie_len = le32_to_cpup(&hdr->len);
  722. len -= sizeof(*hdr);
  723. data += sizeof(*hdr);
  724. if (len < ie_len) {
  725. ret = -EINVAL;
  726. goto out;
  727. }
  728. switch (ie_id) {
  729. case ATH6KL_FW_IE_OTP_IMAGE:
  730. ath6kl_dbg(ATH6KL_DBG_BOOT, "found otp image ie (%zd B)\n",
  731. ie_len);
  732. ar->fw_otp = kmemdup(data, ie_len, GFP_KERNEL);
  733. if (ar->fw_otp == NULL) {
  734. ret = -ENOMEM;
  735. goto out;
  736. }
  737. ar->fw_otp_len = ie_len;
  738. break;
  739. case ATH6KL_FW_IE_FW_IMAGE:
  740. ath6kl_dbg(ATH6KL_DBG_BOOT, "found fw image ie (%zd B)\n",
  741. ie_len);
  742. ar->fw = kmemdup(data, ie_len, GFP_KERNEL);
  743. if (ar->fw == NULL) {
  744. ret = -ENOMEM;
  745. goto out;
  746. }
  747. ar->fw_len = ie_len;
  748. break;
  749. case ATH6KL_FW_IE_PATCH_IMAGE:
  750. ath6kl_dbg(ATH6KL_DBG_BOOT, "found patch image ie (%zd B)\n",
  751. ie_len);
  752. ar->fw_patch = kmemdup(data, ie_len, GFP_KERNEL);
  753. if (ar->fw_patch == NULL) {
  754. ret = -ENOMEM;
  755. goto out;
  756. }
  757. ar->fw_patch_len = ie_len;
  758. break;
  759. case ATH6KL_FW_IE_RESERVED_RAM_SIZE:
  760. val = (__le32 *) data;
  761. ar->hw.reserved_ram_size = le32_to_cpup(val);
  762. ath6kl_dbg(ATH6KL_DBG_BOOT,
  763. "found reserved ram size ie 0x%d\n",
  764. ar->hw.reserved_ram_size);
  765. break;
  766. case ATH6KL_FW_IE_CAPABILITIES:
  767. ath6kl_dbg(ATH6KL_DBG_BOOT,
  768. "found firmware capabilities ie (%zd B)\n",
  769. ie_len);
  770. for (i = 0; i < ATH6KL_FW_CAPABILITY_MAX; i++) {
  771. index = ALIGN(i, 8) / 8;
  772. bit = i % 8;
  773. if (data[index] & (1 << bit))
  774. __set_bit(i, ar->fw_capabilities);
  775. }
  776. ath6kl_dbg_dump(ATH6KL_DBG_BOOT, "capabilities", "",
  777. ar->fw_capabilities,
  778. sizeof(ar->fw_capabilities));
  779. break;
  780. case ATH6KL_FW_IE_PATCH_ADDR:
  781. if (ie_len != sizeof(*val))
  782. break;
  783. val = (__le32 *) data;
  784. ar->hw.dataset_patch_addr = le32_to_cpup(val);
  785. ath6kl_dbg(ATH6KL_DBG_BOOT,
  786. "found patch address ie 0x%d\n",
  787. ar->hw.dataset_patch_addr);
  788. break;
  789. default:
  790. ath6kl_dbg(ATH6KL_DBG_BOOT, "Unknown fw ie: %u\n",
  791. le32_to_cpup(&hdr->id));
  792. break;
  793. }
  794. len -= ie_len;
  795. data += ie_len;
  796. };
  797. ret = 0;
  798. out:
  799. release_firmware(fw);
  800. return ret;
  801. }
  802. static int ath6kl_fetch_firmwares(struct ath6kl *ar)
  803. {
  804. int ret;
  805. ret = ath6kl_fetch_board_file(ar);
  806. if (ret)
  807. return ret;
  808. ret = ath6kl_fetch_fw_api2(ar);
  809. if (ret == 0) {
  810. ath6kl_dbg(ATH6KL_DBG_BOOT, "using fw api 2\n");
  811. return 0;
  812. }
  813. ret = ath6kl_fetch_fw_api1(ar);
  814. if (ret)
  815. return ret;
  816. ath6kl_dbg(ATH6KL_DBG_BOOT, "using fw api 1\n");
  817. return 0;
  818. }
  819. static int ath6kl_upload_board_file(struct ath6kl *ar)
  820. {
  821. u32 board_address, board_ext_address, param;
  822. u32 board_data_size, board_ext_data_size;
  823. int ret;
  824. if (WARN_ON(ar->fw_board == NULL))
  825. return -ENOENT;
  826. /*
  827. * Determine where in Target RAM to write Board Data.
  828. * For AR6004, host determine Target RAM address for
  829. * writing board data.
  830. */
  831. if (ar->target_type == TARGET_TYPE_AR6004) {
  832. if (ar->version.target_ver == AR6004_REV1_VERSION)
  833. board_address = AR6004_REV1_BOARD_DATA_ADDRESS;
  834. else
  835. board_address = AR6004_REV2_BOARD_DATA_ADDRESS;
  836. ath6kl_bmi_write(ar,
  837. ath6kl_get_hi_item_addr(ar,
  838. HI_ITEM(hi_board_data)),
  839. (u8 *) &board_address, 4);
  840. } else {
  841. ath6kl_bmi_read(ar,
  842. ath6kl_get_hi_item_addr(ar,
  843. HI_ITEM(hi_board_data)),
  844. (u8 *) &board_address, 4);
  845. }
  846. /* determine where in target ram to write extended board data */
  847. ath6kl_bmi_read(ar,
  848. ath6kl_get_hi_item_addr(ar,
  849. HI_ITEM(hi_board_ext_data)),
  850. (u8 *) &board_ext_address, 4);
  851. if (ar->target_type == TARGET_TYPE_AR6003 &&
  852. board_ext_address == 0) {
  853. ath6kl_err("Failed to get board file target address.\n");
  854. return -EINVAL;
  855. }
  856. switch (ar->target_type) {
  857. case TARGET_TYPE_AR6003:
  858. board_data_size = AR6003_BOARD_DATA_SZ;
  859. board_ext_data_size = AR6003_BOARD_EXT_DATA_SZ;
  860. break;
  861. case TARGET_TYPE_AR6004:
  862. board_data_size = AR6004_BOARD_DATA_SZ;
  863. board_ext_data_size = AR6004_BOARD_EXT_DATA_SZ;
  864. break;
  865. default:
  866. WARN_ON(1);
  867. return -EINVAL;
  868. break;
  869. }
  870. if (board_ext_address &&
  871. ar->fw_board_len == (board_data_size + board_ext_data_size)) {
  872. /* write extended board data */
  873. ath6kl_dbg(ATH6KL_DBG_BOOT,
  874. "writing extended board data to 0x%x (%d B)\n",
  875. board_ext_address, board_ext_data_size);
  876. ret = ath6kl_bmi_write(ar, board_ext_address,
  877. ar->fw_board + board_data_size,
  878. board_ext_data_size);
  879. if (ret) {
  880. ath6kl_err("Failed to write extended board data: %d\n",
  881. ret);
  882. return ret;
  883. }
  884. /* record that extended board data is initialized */
  885. param = (board_ext_data_size << 16) | 1;
  886. ath6kl_bmi_write(ar,
  887. ath6kl_get_hi_item_addr(ar,
  888. HI_ITEM(hi_board_ext_data_config)),
  889. (unsigned char *) &param, 4);
  890. }
  891. if (ar->fw_board_len < board_data_size) {
  892. ath6kl_err("Too small board file: %zu\n", ar->fw_board_len);
  893. ret = -EINVAL;
  894. return ret;
  895. }
  896. ath6kl_dbg(ATH6KL_DBG_BOOT, "writing board file to 0x%x (%d B)\n",
  897. board_address, board_data_size);
  898. ret = ath6kl_bmi_write(ar, board_address, ar->fw_board,
  899. board_data_size);
  900. if (ret) {
  901. ath6kl_err("Board file bmi write failed: %d\n", ret);
  902. return ret;
  903. }
  904. /* record the fact that Board Data IS initialized */
  905. param = 1;
  906. ath6kl_bmi_write(ar,
  907. ath6kl_get_hi_item_addr(ar,
  908. HI_ITEM(hi_board_data_initialized)),
  909. (u8 *)&param, 4);
  910. return ret;
  911. }
  912. static int ath6kl_upload_otp(struct ath6kl *ar)
  913. {
  914. u32 address, param;
  915. bool from_hw = false;
  916. int ret;
  917. if (ar->fw_otp == NULL)
  918. return 0;
  919. address = ar->hw.app_load_addr;
  920. ath6kl_dbg(ATH6KL_DBG_BOOT, "writing otp to 0x%x (%zd B)\n", address,
  921. ar->fw_otp_len);
  922. ret = ath6kl_bmi_fast_download(ar, address, ar->fw_otp,
  923. ar->fw_otp_len);
  924. if (ret) {
  925. ath6kl_err("Failed to upload OTP file: %d\n", ret);
  926. return ret;
  927. }
  928. /* read firmware start address */
  929. ret = ath6kl_bmi_read(ar,
  930. ath6kl_get_hi_item_addr(ar,
  931. HI_ITEM(hi_app_start)),
  932. (u8 *) &address, sizeof(address));
  933. if (ret) {
  934. ath6kl_err("Failed to read hi_app_start: %d\n", ret);
  935. return ret;
  936. }
  937. if (ar->hw.app_start_override_addr == 0) {
  938. ar->hw.app_start_override_addr = address;
  939. from_hw = true;
  940. }
  941. ath6kl_dbg(ATH6KL_DBG_BOOT, "app_start_override_addr%s 0x%x\n",
  942. from_hw ? " (from hw)" : "",
  943. ar->hw.app_start_override_addr);
  944. /* execute the OTP code */
  945. ath6kl_dbg(ATH6KL_DBG_BOOT, "executing OTP at 0x%x\n",
  946. ar->hw.app_start_override_addr);
  947. param = 0;
  948. ath6kl_bmi_execute(ar, ar->hw.app_start_override_addr, &param);
  949. return ret;
  950. }
  951. static int ath6kl_upload_firmware(struct ath6kl *ar)
  952. {
  953. u32 address;
  954. int ret;
  955. if (WARN_ON(ar->fw == NULL))
  956. return 0;
  957. address = ar->hw.app_load_addr;
  958. ath6kl_dbg(ATH6KL_DBG_BOOT, "writing firmware to 0x%x (%zd B)\n",
  959. address, ar->fw_len);
  960. ret = ath6kl_bmi_fast_download(ar, address, ar->fw, ar->fw_len);
  961. if (ret) {
  962. ath6kl_err("Failed to write firmware: %d\n", ret);
  963. return ret;
  964. }
  965. /*
  966. * Set starting address for firmware
  967. * Don't need to setup app_start override addr on AR6004
  968. */
  969. if (ar->target_type != TARGET_TYPE_AR6004) {
  970. address = ar->hw.app_start_override_addr;
  971. ath6kl_bmi_set_app_start(ar, address);
  972. }
  973. return ret;
  974. }
  975. static int ath6kl_upload_patch(struct ath6kl *ar)
  976. {
  977. u32 address, param;
  978. int ret;
  979. if (ar->fw_patch == NULL)
  980. return 0;
  981. address = ar->hw.dataset_patch_addr;
  982. ath6kl_dbg(ATH6KL_DBG_BOOT, "writing patch to 0x%x (%zd B)\n",
  983. address, ar->fw_patch_len);
  984. ret = ath6kl_bmi_write(ar, address, ar->fw_patch, ar->fw_patch_len);
  985. if (ret) {
  986. ath6kl_err("Failed to write patch file: %d\n", ret);
  987. return ret;
  988. }
  989. param = address;
  990. ath6kl_bmi_write(ar,
  991. ath6kl_get_hi_item_addr(ar,
  992. HI_ITEM(hi_dset_list_head)),
  993. (unsigned char *) &param, 4);
  994. return 0;
  995. }
  996. static int ath6kl_init_upload(struct ath6kl *ar)
  997. {
  998. u32 param, options, sleep, address;
  999. int status = 0;
  1000. if (ar->target_type != TARGET_TYPE_AR6003 &&
  1001. ar->target_type != TARGET_TYPE_AR6004)
  1002. return -EINVAL;
  1003. /* temporarily disable system sleep */
  1004. address = MBOX_BASE_ADDRESS + LOCAL_SCRATCH_ADDRESS;
  1005. status = ath6kl_bmi_reg_read(ar, address, &param);
  1006. if (status)
  1007. return status;
  1008. options = param;
  1009. param |= ATH6KL_OPTION_SLEEP_DISABLE;
  1010. status = ath6kl_bmi_reg_write(ar, address, param);
  1011. if (status)
  1012. return status;
  1013. address = RTC_BASE_ADDRESS + SYSTEM_SLEEP_ADDRESS;
  1014. status = ath6kl_bmi_reg_read(ar, address, &param);
  1015. if (status)
  1016. return status;
  1017. sleep = param;
  1018. param |= SM(SYSTEM_SLEEP_DISABLE, 1);
  1019. status = ath6kl_bmi_reg_write(ar, address, param);
  1020. if (status)
  1021. return status;
  1022. ath6kl_dbg(ATH6KL_DBG_TRC, "old options: %d, old sleep: %d\n",
  1023. options, sleep);
  1024. /* program analog PLL register */
  1025. /* no need to control 40/44MHz clock on AR6004 */
  1026. if (ar->target_type != TARGET_TYPE_AR6004) {
  1027. status = ath6kl_bmi_reg_write(ar, ATH6KL_ANALOG_PLL_REGISTER,
  1028. 0xF9104001);
  1029. if (status)
  1030. return status;
  1031. /* Run at 80/88MHz by default */
  1032. param = SM(CPU_CLOCK_STANDARD, 1);
  1033. address = RTC_BASE_ADDRESS + CPU_CLOCK_ADDRESS;
  1034. status = ath6kl_bmi_reg_write(ar, address, param);
  1035. if (status)
  1036. return status;
  1037. }
  1038. param = 0;
  1039. address = RTC_BASE_ADDRESS + LPO_CAL_ADDRESS;
  1040. param = SM(LPO_CAL_ENABLE, 1);
  1041. status = ath6kl_bmi_reg_write(ar, address, param);
  1042. if (status)
  1043. return status;
  1044. /* WAR to avoid SDIO CRC err */
  1045. if (ar->version.target_ver == AR6003_REV2_VERSION) {
  1046. ath6kl_err("temporary war to avoid sdio crc error\n");
  1047. param = 0x20;
  1048. address = GPIO_BASE_ADDRESS + GPIO_PIN10_ADDRESS;
  1049. status = ath6kl_bmi_reg_write(ar, address, param);
  1050. if (status)
  1051. return status;
  1052. address = GPIO_BASE_ADDRESS + GPIO_PIN11_ADDRESS;
  1053. status = ath6kl_bmi_reg_write(ar, address, param);
  1054. if (status)
  1055. return status;
  1056. address = GPIO_BASE_ADDRESS + GPIO_PIN12_ADDRESS;
  1057. status = ath6kl_bmi_reg_write(ar, address, param);
  1058. if (status)
  1059. return status;
  1060. address = GPIO_BASE_ADDRESS + GPIO_PIN13_ADDRESS;
  1061. status = ath6kl_bmi_reg_write(ar, address, param);
  1062. if (status)
  1063. return status;
  1064. }
  1065. /* write EEPROM data to Target RAM */
  1066. status = ath6kl_upload_board_file(ar);
  1067. if (status)
  1068. return status;
  1069. /* transfer One time Programmable data */
  1070. status = ath6kl_upload_otp(ar);
  1071. if (status)
  1072. return status;
  1073. /* Download Target firmware */
  1074. status = ath6kl_upload_firmware(ar);
  1075. if (status)
  1076. return status;
  1077. status = ath6kl_upload_patch(ar);
  1078. if (status)
  1079. return status;
  1080. /* Restore system sleep */
  1081. address = RTC_BASE_ADDRESS + SYSTEM_SLEEP_ADDRESS;
  1082. status = ath6kl_bmi_reg_write(ar, address, sleep);
  1083. if (status)
  1084. return status;
  1085. address = MBOX_BASE_ADDRESS + LOCAL_SCRATCH_ADDRESS;
  1086. param = options | 0x20;
  1087. status = ath6kl_bmi_reg_write(ar, address, param);
  1088. if (status)
  1089. return status;
  1090. /* Configure GPIO AR6003 UART */
  1091. param = CONFIG_AR600x_DEBUG_UART_TX_PIN;
  1092. status = ath6kl_bmi_write(ar,
  1093. ath6kl_get_hi_item_addr(ar,
  1094. HI_ITEM(hi_dbg_uart_txpin)),
  1095. (u8 *)&param, 4);
  1096. return status;
  1097. }
  1098. static int ath6kl_init_hw_params(struct ath6kl *ar)
  1099. {
  1100. switch (ar->version.target_ver) {
  1101. case AR6003_REV2_VERSION:
  1102. ar->hw.dataset_patch_addr = AR6003_REV2_DATASET_PATCH_ADDRESS;
  1103. ar->hw.app_load_addr = AR6003_REV2_APP_LOAD_ADDRESS;
  1104. ar->hw.board_ext_data_addr = AR6003_REV2_BOARD_EXT_DATA_ADDRESS;
  1105. ar->hw.reserved_ram_size = AR6003_REV2_RAM_RESERVE_SIZE;
  1106. /* hw2.0 needs override address hardcoded */
  1107. ar->hw.app_start_override_addr = 0x944C00;
  1108. break;
  1109. case AR6003_REV3_VERSION:
  1110. ar->hw.dataset_patch_addr = AR6003_REV3_DATASET_PATCH_ADDRESS;
  1111. ar->hw.app_load_addr = 0x1234;
  1112. ar->hw.board_ext_data_addr = AR6003_REV3_BOARD_EXT_DATA_ADDRESS;
  1113. ar->hw.reserved_ram_size = AR6003_REV3_RAM_RESERVE_SIZE;
  1114. break;
  1115. case AR6004_REV1_VERSION:
  1116. ar->hw.dataset_patch_addr = AR6003_REV2_DATASET_PATCH_ADDRESS;
  1117. ar->hw.app_load_addr = 0x1234;
  1118. ar->hw.board_ext_data_addr = AR6004_REV1_BOARD_EXT_DATA_ADDRESS;
  1119. ar->hw.reserved_ram_size = AR6004_REV1_RAM_RESERVE_SIZE;
  1120. break;
  1121. case AR6004_REV2_VERSION:
  1122. ar->hw.dataset_patch_addr = AR6003_REV2_DATASET_PATCH_ADDRESS;
  1123. ar->hw.app_load_addr = 0x1234;
  1124. ar->hw.board_ext_data_addr = AR6004_REV1_BOARD_EXT_DATA_ADDRESS;
  1125. ar->hw.reserved_ram_size = AR6004_REV2_RAM_RESERVE_SIZE;
  1126. break;
  1127. default:
  1128. ath6kl_err("Unsupported hardware version: 0x%x\n",
  1129. ar->version.target_ver);
  1130. return -EINVAL;
  1131. }
  1132. ath6kl_dbg(ATH6KL_DBG_BOOT,
  1133. "target_ver 0x%x target_type 0x%x dataset_patch 0x%x app_load_addr 0x%x\n",
  1134. ar->version.target_ver, ar->target_type,
  1135. ar->hw.dataset_patch_addr, ar->hw.app_load_addr);
  1136. ath6kl_dbg(ATH6KL_DBG_BOOT,
  1137. "app_start_override_addr 0x%x board_ext_data_addr 0x%x reserved_ram_size 0x%x",
  1138. ar->hw.app_start_override_addr, ar->hw.board_ext_data_addr,
  1139. ar->hw.reserved_ram_size);
  1140. return 0;
  1141. }
  1142. int ath6kl_init_hw_start(struct ath6kl *ar)
  1143. {
  1144. long timeleft;
  1145. int ret, i;
  1146. ath6kl_dbg(ATH6KL_DBG_BOOT, "hw start\n");
  1147. ret = ath6kl_hif_power_on(ar);
  1148. if (ret)
  1149. return ret;
  1150. ret = ath6kl_configure_target(ar);
  1151. if (ret)
  1152. goto err_power_off;
  1153. ret = ath6kl_init_upload(ar);
  1154. if (ret)
  1155. goto err_power_off;
  1156. /* Do we need to finish the BMI phase */
  1157. /* FIXME: return error from ath6kl_bmi_done() */
  1158. if (ath6kl_bmi_done(ar)) {
  1159. ret = -EIO;
  1160. goto err_power_off;
  1161. }
  1162. /*
  1163. * The reason we have to wait for the target here is that the
  1164. * driver layer has to init BMI in order to set the host block
  1165. * size.
  1166. */
  1167. if (ath6kl_htc_wait_target(ar->htc_target)) {
  1168. ret = -EIO;
  1169. goto err_power_off;
  1170. }
  1171. if (ath6kl_init_service_ep(ar)) {
  1172. ret = -EIO;
  1173. goto err_cleanup_scatter;
  1174. }
  1175. /* setup credit distribution */
  1176. ath6kl_credit_setup(ar->htc_target, &ar->credit_state_info);
  1177. /* start HTC */
  1178. ret = ath6kl_htc_start(ar->htc_target);
  1179. if (ret) {
  1180. /* FIXME: call this */
  1181. ath6kl_cookie_cleanup(ar);
  1182. goto err_cleanup_scatter;
  1183. }
  1184. /* Wait for Wmi event to be ready */
  1185. timeleft = wait_event_interruptible_timeout(ar->event_wq,
  1186. test_bit(WMI_READY,
  1187. &ar->flag),
  1188. WMI_TIMEOUT);
  1189. ath6kl_dbg(ATH6KL_DBG_BOOT, "firmware booted\n");
  1190. if (ar->version.abi_ver != ATH6KL_ABI_VERSION) {
  1191. ath6kl_err("abi version mismatch: host(0x%x), target(0x%x)\n",
  1192. ATH6KL_ABI_VERSION, ar->version.abi_ver);
  1193. ret = -EIO;
  1194. goto err_htc_stop;
  1195. }
  1196. if (!timeleft || signal_pending(current)) {
  1197. ath6kl_err("wmi is not ready or wait was interrupted\n");
  1198. ret = -EIO;
  1199. goto err_htc_stop;
  1200. }
  1201. ath6kl_dbg(ATH6KL_DBG_TRC, "%s: wmi is ready\n", __func__);
  1202. /* communicate the wmi protocol verision to the target */
  1203. /* FIXME: return error */
  1204. if ((ath6kl_set_host_app_area(ar)) != 0)
  1205. ath6kl_err("unable to set the host app area\n");
  1206. for (i = 0; i < MAX_NUM_VIF; i++) {
  1207. ret = ath6kl_target_config_wlan_params(ar, i);
  1208. if (ret)
  1209. goto err_htc_stop;
  1210. }
  1211. ar->state = ATH6KL_STATE_ON;
  1212. return 0;
  1213. err_htc_stop:
  1214. ath6kl_htc_stop(ar->htc_target);
  1215. err_cleanup_scatter:
  1216. ath6kl_hif_cleanup_scatter(ar);
  1217. err_power_off:
  1218. ath6kl_hif_power_off(ar);
  1219. return ret;
  1220. }
  1221. int ath6kl_init_hw_stop(struct ath6kl *ar)
  1222. {
  1223. int ret;
  1224. ath6kl_dbg(ATH6KL_DBG_BOOT, "hw stop\n");
  1225. ath6kl_htc_stop(ar->htc_target);
  1226. ath6kl_hif_stop(ar);
  1227. ath6kl_bmi_reset(ar);
  1228. ret = ath6kl_hif_power_off(ar);
  1229. if (ret)
  1230. ath6kl_warn("failed to power off hif: %d\n", ret);
  1231. ar->state = ATH6KL_STATE_OFF;
  1232. return 0;
  1233. }
  1234. int ath6kl_core_init(struct ath6kl *ar)
  1235. {
  1236. struct ath6kl_bmi_target_info targ_info;
  1237. struct net_device *ndev;
  1238. int ret = 0, i;
  1239. ar->ath6kl_wq = create_singlethread_workqueue("ath6kl");
  1240. if (!ar->ath6kl_wq)
  1241. return -ENOMEM;
  1242. ret = ath6kl_bmi_init(ar);
  1243. if (ret)
  1244. goto err_wq;
  1245. /*
  1246. * Turn on power to get hardware (target) version and leave power
  1247. * on delibrately as we will boot the hardware anyway within few
  1248. * seconds.
  1249. */
  1250. ret = ath6kl_hif_power_on(ar);
  1251. if (ret)
  1252. goto err_bmi_cleanup;
  1253. ret = ath6kl_bmi_get_target_info(ar, &targ_info);
  1254. if (ret)
  1255. goto err_power_off;
  1256. ar->version.target_ver = le32_to_cpu(targ_info.version);
  1257. ar->target_type = le32_to_cpu(targ_info.type);
  1258. ar->wiphy->hw_version = le32_to_cpu(targ_info.version);
  1259. ret = ath6kl_init_hw_params(ar);
  1260. if (ret)
  1261. goto err_power_off;
  1262. ar->htc_target = ath6kl_htc_create(ar);
  1263. if (!ar->htc_target) {
  1264. ret = -ENOMEM;
  1265. goto err_power_off;
  1266. }
  1267. ret = ath6kl_fetch_firmwares(ar);
  1268. if (ret)
  1269. goto err_htc_cleanup;
  1270. /* FIXME: we should free all firmwares in the error cases below */
  1271. /* Indicate that WMI is enabled (although not ready yet) */
  1272. set_bit(WMI_ENABLED, &ar->flag);
  1273. ar->wmi = ath6kl_wmi_init(ar);
  1274. if (!ar->wmi) {
  1275. ath6kl_err("failed to initialize wmi\n");
  1276. ret = -EIO;
  1277. goto err_htc_cleanup;
  1278. }
  1279. ath6kl_dbg(ATH6KL_DBG_TRC, "%s: got wmi @ 0x%p.\n", __func__, ar->wmi);
  1280. ret = ath6kl_register_ieee80211_hw(ar);
  1281. if (ret)
  1282. goto err_node_cleanup;
  1283. ret = ath6kl_debug_init(ar);
  1284. if (ret) {
  1285. wiphy_unregister(ar->wiphy);
  1286. goto err_node_cleanup;
  1287. }
  1288. for (i = 0; i < MAX_NUM_VIF; i++)
  1289. ar->avail_idx_map |= BIT(i);
  1290. rtnl_lock();
  1291. /* Add an initial station interface */
  1292. ndev = ath6kl_interface_add(ar, "wlan%d", NL80211_IFTYPE_STATION, 0,
  1293. INFRA_NETWORK);
  1294. rtnl_unlock();
  1295. if (!ndev) {
  1296. ath6kl_err("Failed to instantiate a network device\n");
  1297. ret = -ENOMEM;
  1298. wiphy_unregister(ar->wiphy);
  1299. goto err_debug_init;
  1300. }
  1301. ath6kl_dbg(ATH6KL_DBG_TRC, "%s: name=%s dev=0x%p, ar=0x%p\n",
  1302. __func__, ndev->name, ndev, ar);
  1303. /* setup access class priority mappings */
  1304. ar->ac_stream_pri_map[WMM_AC_BK] = 0; /* lowest */
  1305. ar->ac_stream_pri_map[WMM_AC_BE] = 1;
  1306. ar->ac_stream_pri_map[WMM_AC_VI] = 2;
  1307. ar->ac_stream_pri_map[WMM_AC_VO] = 3; /* highest */
  1308. /* give our connected endpoints some buffers */
  1309. ath6kl_rx_refill(ar->htc_target, ar->ctrl_ep);
  1310. ath6kl_rx_refill(ar->htc_target, ar->ac2ep_map[WMM_AC_BE]);
  1311. /* allocate some buffers that handle larger AMSDU frames */
  1312. ath6kl_refill_amsdu_rxbufs(ar, ATH6KL_MAX_AMSDU_RX_BUFFERS);
  1313. ath6kl_cookie_init(ar);
  1314. ar->conf_flags = ATH6KL_CONF_IGNORE_ERP_BARKER |
  1315. ATH6KL_CONF_ENABLE_11N | ATH6KL_CONF_ENABLE_TX_BURST;
  1316. if (suspend_cutpower)
  1317. ar->conf_flags |= ATH6KL_CONF_SUSPEND_CUTPOWER;
  1318. ar->wiphy->flags |= WIPHY_FLAG_SUPPORTS_FW_ROAM |
  1319. WIPHY_FLAG_HAVE_AP_SME;
  1320. set_bit(FIRST_BOOT, &ar->flag);
  1321. ret = ath6kl_init_hw_start(ar);
  1322. if (ret) {
  1323. ath6kl_err("Failed to start hardware: %d\n", ret);
  1324. goto err_rxbuf_cleanup;
  1325. }
  1326. /*
  1327. * Set mac address which is received in ready event
  1328. * FIXME: Move to ath6kl_interface_add()
  1329. */
  1330. memcpy(ndev->dev_addr, ar->mac_addr, ETH_ALEN);
  1331. return ret;
  1332. err_rxbuf_cleanup:
  1333. ath6kl_htc_flush_rx_buf(ar->htc_target);
  1334. ath6kl_cleanup_amsdu_rxbufs(ar);
  1335. rtnl_lock();
  1336. ath6kl_deinit_if_data(netdev_priv(ndev));
  1337. rtnl_unlock();
  1338. wiphy_unregister(ar->wiphy);
  1339. err_debug_init:
  1340. ath6kl_debug_cleanup(ar);
  1341. err_node_cleanup:
  1342. ath6kl_wmi_shutdown(ar->wmi);
  1343. clear_bit(WMI_ENABLED, &ar->flag);
  1344. ar->wmi = NULL;
  1345. err_htc_cleanup:
  1346. ath6kl_htc_cleanup(ar->htc_target);
  1347. err_power_off:
  1348. ath6kl_hif_power_off(ar);
  1349. err_bmi_cleanup:
  1350. ath6kl_bmi_cleanup(ar);
  1351. err_wq:
  1352. destroy_workqueue(ar->ath6kl_wq);
  1353. return ret;
  1354. }
  1355. void ath6kl_cleanup_vif(struct ath6kl_vif *vif, bool wmi_ready)
  1356. {
  1357. static u8 bcast_mac[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
  1358. bool discon_issued;
  1359. netif_stop_queue(vif->ndev);
  1360. clear_bit(WLAN_ENABLED, &vif->flags);
  1361. if (wmi_ready) {
  1362. discon_issued = test_bit(CONNECTED, &vif->flags) ||
  1363. test_bit(CONNECT_PEND, &vif->flags);
  1364. ath6kl_disconnect(vif);
  1365. del_timer(&vif->disconnect_timer);
  1366. if (discon_issued)
  1367. ath6kl_disconnect_event(vif, DISCONNECT_CMD,
  1368. (vif->nw_type & AP_NETWORK) ?
  1369. bcast_mac : vif->bssid,
  1370. 0, NULL, 0);
  1371. }
  1372. if (vif->scan_req) {
  1373. cfg80211_scan_done(vif->scan_req, true);
  1374. vif->scan_req = NULL;
  1375. }
  1376. }
  1377. void ath6kl_stop_txrx(struct ath6kl *ar)
  1378. {
  1379. struct ath6kl_vif *vif, *tmp_vif;
  1380. set_bit(DESTROY_IN_PROGRESS, &ar->flag);
  1381. if (down_interruptible(&ar->sem)) {
  1382. ath6kl_err("down_interruptible failed\n");
  1383. return;
  1384. }
  1385. spin_lock_bh(&ar->list_lock);
  1386. list_for_each_entry_safe(vif, tmp_vif, &ar->vif_list, list) {
  1387. list_del(&vif->list);
  1388. spin_unlock_bh(&ar->list_lock);
  1389. ath6kl_cleanup_vif(vif, test_bit(WMI_READY, &ar->flag));
  1390. rtnl_lock();
  1391. ath6kl_deinit_if_data(vif);
  1392. rtnl_unlock();
  1393. spin_lock_bh(&ar->list_lock);
  1394. }
  1395. spin_unlock_bh(&ar->list_lock);
  1396. clear_bit(WMI_READY, &ar->flag);
  1397. /*
  1398. * After wmi_shudown all WMI events will be dropped. We
  1399. * need to cleanup the buffers allocated in AP mode and
  1400. * give disconnect notification to stack, which usually
  1401. * happens in the disconnect_event. Simulate the disconnect
  1402. * event by calling the function directly. Sometimes
  1403. * disconnect_event will be received when the debug logs
  1404. * are collected.
  1405. */
  1406. ath6kl_wmi_shutdown(ar->wmi);
  1407. clear_bit(WMI_ENABLED, &ar->flag);
  1408. if (ar->htc_target) {
  1409. ath6kl_dbg(ATH6KL_DBG_TRC, "%s: shut down htc\n", __func__);
  1410. ath6kl_htc_stop(ar->htc_target);
  1411. }
  1412. /*
  1413. * Try to reset the device if we can. The driver may have been
  1414. * configure NOT to reset the target during a debug session.
  1415. */
  1416. ath6kl_dbg(ATH6KL_DBG_TRC,
  1417. "attempting to reset target on instance destroy\n");
  1418. ath6kl_reset_device(ar, ar->target_type, true, true);
  1419. clear_bit(WLAN_ENABLED, &ar->flag);
  1420. }