pxa2xx.dtsi 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /*
  2. * pxa2xx.dtsi - Device Tree Include file for Marvell PXA2xx family SoC
  3. *
  4. * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
  5. *
  6. * Licensed under GPLv2 or later.
  7. */
  8. /include/ "skeleton.dtsi"
  9. / {
  10. model = "Marvell PXA2xx family SoC";
  11. compatible = "marvell,pxa2xx";
  12. interrupt-parent = <&pxairq>;
  13. aliases {
  14. serial0 = &ffuart;
  15. serial1 = &btuart;
  16. serial2 = &stuart;
  17. serial3 = &hwuart;
  18. i2c0 = &pwri2c;
  19. i2c1 = &pxai2c1;
  20. };
  21. cpus {
  22. #address-cells = <0>;
  23. #size-cells = <0>;
  24. cpu {
  25. compatible = "marvell,xscale";
  26. device_type = "cpu";
  27. };
  28. };
  29. pxabus {
  30. compatible = "simple-bus";
  31. #address-cells = <1>;
  32. #size-cells = <1>;
  33. ranges;
  34. pxairq: interrupt-controller@40d00000 {
  35. #interrupt-cells = <1>;
  36. compatible = "marvell,pxa-intc";
  37. interrupt-controller;
  38. interrupt-parent;
  39. marvell,intc-nr-irqs = <32>;
  40. reg = <0x40d00000 0xd0>;
  41. };
  42. gpio: gpio@40e00000 {
  43. compatible = "mrvl,pxa-gpio";
  44. #address-cells = <0x1>;
  45. #size-cells = <0x1>;
  46. reg = <0x40e00000 0x10000>;
  47. gpio-controller;
  48. #gpio-cells = <0x2>;
  49. interrupts = <10>;
  50. interrupt-names = "gpio_mux";
  51. interrupt-controller;
  52. #interrupt-cells = <0x2>;
  53. ranges;
  54. gcb0: gpio@40e00000 {
  55. reg = <0x40e00000 0x4>;
  56. };
  57. gcb1: gpio@40e00004 {
  58. reg = <0x40e00004 0x4>;
  59. };
  60. gcb2: gpio@40e00008 {
  61. reg = <0x40e00008 0x4>;
  62. };
  63. gcb3: gpio@40e0000c {
  64. reg = <0x40e0000c 0x4>;
  65. };
  66. };
  67. ffuart: uart@40100000 {
  68. compatible = "mrvl,pxa-uart";
  69. reg = <0x40100000 0x30>;
  70. interrupts = <22>;
  71. status = "disabled";
  72. };
  73. btuart: uart@40200000 {
  74. compatible = "mrvl,pxa-uart";
  75. reg = <0x40200000 0x30>;
  76. interrupts = <21>;
  77. status = "disabled";
  78. };
  79. stuart: uart@40700000 {
  80. compatible = "mrvl,pxa-uart";
  81. reg = <0x40700000 0x30>;
  82. interrupts = <20>;
  83. status = "disabled";
  84. };
  85. hwuart: uart@41100000 {
  86. compatible = "mrvl,pxa-uart";
  87. reg = <0x41100000 0x30>;
  88. interrupts = <7>;
  89. status = "disabled";
  90. };
  91. pxai2c1: i2c@40301680 {
  92. compatible = "mrvl,pxa-i2c";
  93. reg = <0x40301680 0x30>;
  94. interrupts = <18>;
  95. #address-cells = <0x1>;
  96. #size-cells = <0>;
  97. status = "disabled";
  98. };
  99. usb0: ohci@4c000000 {
  100. compatible = "mrvl,pxa-ohci";
  101. reg = <0x4c000000 0x10000>;
  102. interrupts = <3>;
  103. status = "disabled";
  104. };
  105. mmc0: mmc@41100000 {
  106. compatible = "mrvl,pxa-mmc";
  107. reg = <0x41100000 0x1000>;
  108. interrupts = <23>;
  109. status = "disabled";
  110. };
  111. rtc@40900000 {
  112. compatible = "marvell,pxa-rtc";
  113. reg = <0x40900000 0x3c>;
  114. interrupts = <30 31>;
  115. };
  116. };
  117. };