winmacro.h 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. /* $Id: winmacro.h,v 1.22 2000/05/09 17:40:15 davem Exp $
  2. * winmacro.h: Window loading-unloading macros.
  3. *
  4. * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
  5. */
  6. #ifndef _SPARC_WINMACRO_H
  7. #define _SPARC_WINMACRO_H
  8. #include <linux/config.h>
  9. #include <asm/ptrace.h>
  10. /* Store the register window onto the 8-byte aligned area starting
  11. * at %reg. It might be %sp, it might not, we don't care.
  12. */
  13. #define STORE_WINDOW(reg) \
  14. std %l0, [%reg + RW_L0]; \
  15. std %l2, [%reg + RW_L2]; \
  16. std %l4, [%reg + RW_L4]; \
  17. std %l6, [%reg + RW_L6]; \
  18. std %i0, [%reg + RW_I0]; \
  19. std %i2, [%reg + RW_I2]; \
  20. std %i4, [%reg + RW_I4]; \
  21. std %i6, [%reg + RW_I6];
  22. /* Load a register window from the area beginning at %reg. */
  23. #define LOAD_WINDOW(reg) \
  24. ldd [%reg + RW_L0], %l0; \
  25. ldd [%reg + RW_L2], %l2; \
  26. ldd [%reg + RW_L4], %l4; \
  27. ldd [%reg + RW_L6], %l6; \
  28. ldd [%reg + RW_I0], %i0; \
  29. ldd [%reg + RW_I2], %i2; \
  30. ldd [%reg + RW_I4], %i4; \
  31. ldd [%reg + RW_I6], %i6;
  32. /* Loading and storing struct pt_reg trap frames. */
  33. #define LOAD_PT_INS(base_reg) \
  34. ldd [%base_reg + STACKFRAME_SZ + PT_I0], %i0; \
  35. ldd [%base_reg + STACKFRAME_SZ + PT_I2], %i2; \
  36. ldd [%base_reg + STACKFRAME_SZ + PT_I4], %i4; \
  37. ldd [%base_reg + STACKFRAME_SZ + PT_I6], %i6;
  38. #define LOAD_PT_GLOBALS(base_reg) \
  39. ld [%base_reg + STACKFRAME_SZ + PT_G1], %g1; \
  40. ldd [%base_reg + STACKFRAME_SZ + PT_G2], %g2; \
  41. ldd [%base_reg + STACKFRAME_SZ + PT_G4], %g4; \
  42. ldd [%base_reg + STACKFRAME_SZ + PT_G6], %g6;
  43. #define LOAD_PT_YREG(base_reg, scratch) \
  44. ld [%base_reg + STACKFRAME_SZ + PT_Y], %scratch; \
  45. wr %scratch, 0x0, %y;
  46. #define LOAD_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc) \
  47. ld [%base_reg + STACKFRAME_SZ + PT_PSR], %pt_psr; \
  48. ld [%base_reg + STACKFRAME_SZ + PT_PC], %pt_pc; \
  49. ld [%base_reg + STACKFRAME_SZ + PT_NPC], %pt_npc;
  50. #define LOAD_PT_ALL(base_reg, pt_psr, pt_pc, pt_npc, scratch) \
  51. LOAD_PT_YREG(base_reg, scratch) \
  52. LOAD_PT_INS(base_reg) \
  53. LOAD_PT_GLOBALS(base_reg) \
  54. LOAD_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc)
  55. #define STORE_PT_INS(base_reg) \
  56. std %i0, [%base_reg + STACKFRAME_SZ + PT_I0]; \
  57. std %i2, [%base_reg + STACKFRAME_SZ + PT_I2]; \
  58. std %i4, [%base_reg + STACKFRAME_SZ + PT_I4]; \
  59. std %i6, [%base_reg + STACKFRAME_SZ + PT_I6];
  60. #define STORE_PT_GLOBALS(base_reg) \
  61. st %g1, [%base_reg + STACKFRAME_SZ + PT_G1]; \
  62. std %g2, [%base_reg + STACKFRAME_SZ + PT_G2]; \
  63. std %g4, [%base_reg + STACKFRAME_SZ + PT_G4]; \
  64. std %g6, [%base_reg + STACKFRAME_SZ + PT_G6];
  65. #define STORE_PT_YREG(base_reg, scratch) \
  66. rd %y, %scratch; \
  67. st %scratch, [%base_reg + STACKFRAME_SZ + PT_Y];
  68. #define STORE_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc) \
  69. st %pt_psr, [%base_reg + STACKFRAME_SZ + PT_PSR]; \
  70. st %pt_pc, [%base_reg + STACKFRAME_SZ + PT_PC]; \
  71. st %pt_npc, [%base_reg + STACKFRAME_SZ + PT_NPC];
  72. #define STORE_PT_ALL(base_reg, reg_psr, reg_pc, reg_npc, g_scratch) \
  73. STORE_PT_PRIV(base_reg, reg_psr, reg_pc, reg_npc) \
  74. STORE_PT_GLOBALS(base_reg) \
  75. STORE_PT_YREG(base_reg, g_scratch) \
  76. STORE_PT_INS(base_reg)
  77. #define SAVE_BOLIXED_USER_STACK(cur_reg, scratch) \
  78. ld [%cur_reg + TI_W_SAVED], %scratch; \
  79. sll %scratch, 2, %scratch; \
  80. add %scratch, %cur_reg, %scratch; \
  81. st %sp, [%scratch + TI_RWIN_SPTRS]; \
  82. sub %scratch, %cur_reg, %scratch; \
  83. sll %scratch, 4, %scratch; \
  84. add %scratch, %cur_reg, %scratch; \
  85. STORE_WINDOW(scratch + TI_REG_WINDOW); \
  86. sub %scratch, %cur_reg, %scratch; \
  87. srl %scratch, 6, %scratch; \
  88. add %scratch, 1, %scratch; \
  89. st %scratch, [%cur_reg + TI_W_SAVED];
  90. #ifdef CONFIG_SMP
  91. #define LOAD_CURRENT4M(dest_reg, idreg) \
  92. rd %tbr, %idreg; \
  93. sethi %hi(current_set), %dest_reg; \
  94. srl %idreg, 10, %idreg; \
  95. or %dest_reg, %lo(current_set), %dest_reg; \
  96. and %idreg, 0xc, %idreg; \
  97. ld [%idreg + %dest_reg], %dest_reg;
  98. #define LOAD_CURRENT4D(dest_reg, idreg) \
  99. lda [%g0] ASI_M_VIKING_TMP1, %idreg; \
  100. sethi %hi(C_LABEL(current_set)), %dest_reg; \
  101. sll %idreg, 2, %idreg; \
  102. or %dest_reg, %lo(C_LABEL(current_set)), %dest_reg; \
  103. ld [%idreg + %dest_reg], %dest_reg;
  104. /* Blackbox - take care with this... - check smp4m and smp4d before changing this. */
  105. #define LOAD_CURRENT(dest_reg, idreg) \
  106. sethi %hi(___b_load_current), %idreg; \
  107. sethi %hi(current_set), %dest_reg; \
  108. sethi %hi(boot_cpu_id4), %idreg; \
  109. or %dest_reg, %lo(current_set), %dest_reg; \
  110. ldub [%idreg + %lo(boot_cpu_id4)], %idreg; \
  111. ld [%idreg + %dest_reg], %dest_reg;
  112. #else
  113. #define LOAD_CURRENT(dest_reg, idreg) \
  114. sethi %hi(current_set), %idreg; \
  115. ld [%idreg + %lo(current_set)], %dest_reg;
  116. #endif
  117. #endif /* !(_SPARC_WINMACRO_H) */