dma.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. /*
  2. * include/asm-sh/dma.h
  3. *
  4. * Copyright (C) 2003, 2004 Paul Mundt
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. */
  10. #ifndef __ASM_SH_DMA_H
  11. #define __ASM_SH_DMA_H
  12. #ifdef __KERNEL__
  13. #include <linux/config.h>
  14. #include <linux/spinlock.h>
  15. #include <linux/wait.h>
  16. #include <linux/sysdev.h>
  17. #include <linux/device.h>
  18. #include <asm/cpu/dma.h>
  19. #include <asm/semaphore.h>
  20. /* The maximum address that we can perform a DMA transfer to on this platform */
  21. /* Don't define MAX_DMA_ADDRESS; it's useless on the SuperH and any
  22. occurrence should be flagged as an error. */
  23. /* But... */
  24. /* XXX: This is not applicable to SuperH, just needed for alloc_bootmem */
  25. #define MAX_DMA_ADDRESS (PAGE_OFFSET+0x10000000)
  26. #ifdef CONFIG_NR_DMA_CHANNELS
  27. # define MAX_DMA_CHANNELS (CONFIG_NR_DMA_CHANNELS)
  28. #else
  29. # define MAX_DMA_CHANNELS (CONFIG_NR_ONCHIP_DMA_CHANNELS)
  30. #endif
  31. /*
  32. * Read and write modes can mean drastically different things depending on the
  33. * channel configuration. Consult your DMAC documentation and module
  34. * implementation for further clues.
  35. */
  36. #define DMA_MODE_READ 0x00
  37. #define DMA_MODE_WRITE 0x01
  38. #define DMA_MODE_MASK 0x01
  39. #define DMA_AUTOINIT 0x10
  40. /*
  41. * DMAC (dma_info) flags
  42. */
  43. enum {
  44. DMAC_CHANNELS_CONFIGURED = 0x00,
  45. DMAC_CHANNELS_TEI_CAPABLE = 0x01,
  46. };
  47. /*
  48. * DMA channel capabilities / flags
  49. */
  50. enum {
  51. DMA_TEI_CAPABLE = 0x01,
  52. DMA_CONFIGURED = 0x02,
  53. };
  54. extern spinlock_t dma_spin_lock;
  55. struct dma_channel;
  56. struct dma_ops {
  57. int (*request)(struct dma_channel *chan);
  58. void (*free)(struct dma_channel *chan);
  59. int (*get_residue)(struct dma_channel *chan);
  60. int (*xfer)(struct dma_channel *chan);
  61. void (*configure)(struct dma_channel *chan, unsigned long flags);
  62. };
  63. struct dma_channel {
  64. char dev_id[16];
  65. unsigned int chan; /* Physical channel number */
  66. unsigned int vchan; /* Virtual channel number */
  67. unsigned int mode;
  68. unsigned int count;
  69. unsigned long sar;
  70. unsigned long dar;
  71. unsigned long flags;
  72. atomic_t busy;
  73. struct semaphore sem;
  74. wait_queue_head_t wait_queue;
  75. struct sys_device dev;
  76. };
  77. struct dma_info {
  78. struct platform_device *pdev;
  79. const char *name;
  80. unsigned int nr_channels;
  81. unsigned long flags;
  82. struct dma_ops *ops;
  83. struct dma_channel *channels;
  84. struct list_head list;
  85. };
  86. #define to_dma_channel(channel) container_of(channel, struct dma_channel, dev)
  87. /* arch/sh/drivers/dma/dma-api.c */
  88. extern int dma_xfer(unsigned int chan, unsigned long from,
  89. unsigned long to, size_t size, unsigned int mode);
  90. #define dma_write(chan, from, to, size) \
  91. dma_xfer(chan, from, to, size, DMA_MODE_WRITE)
  92. #define dma_write_page(chan, from, to) \
  93. dma_write(chan, from, to, PAGE_SIZE)
  94. #define dma_read(chan, from, to, size) \
  95. dma_xfer(chan, from, to, size, DMA_MODE_READ)
  96. #define dma_read_page(chan, from, to) \
  97. dma_read(chan, from, to, PAGE_SIZE)
  98. extern int request_dma(unsigned int chan, const char *dev_id);
  99. extern void free_dma(unsigned int chan);
  100. extern int get_dma_residue(unsigned int chan);
  101. extern struct dma_info *get_dma_info(unsigned int chan);
  102. extern struct dma_channel *get_dma_channel(unsigned int chan);
  103. extern void dma_wait_for_completion(unsigned int chan);
  104. extern void dma_configure_channel(unsigned int chan, unsigned long flags);
  105. extern int register_dmac(struct dma_info *info);
  106. extern void unregister_dmac(struct dma_info *info);
  107. #ifdef CONFIG_SYSFS
  108. /* arch/sh/drivers/dma/dma-sysfs.c */
  109. extern int dma_create_sysfs_files(struct dma_channel *, struct dma_info *);
  110. extern void dma_remove_sysfs_files(struct dma_channel *, struct dma_info *);
  111. #else
  112. #define dma_create_sysfs_file(channel, info) do { } while (0)
  113. #define dma_remove_sysfs_file(channel, info) do { } while (0)
  114. #endif
  115. #ifdef CONFIG_PCI
  116. extern int isa_dma_bridge_buggy;
  117. #else
  118. #define isa_dma_bridge_buggy (0)
  119. #endif
  120. #endif /* __KERNEL__ */
  121. #endif /* __ASM_SH_DMA_H */