addrspace.h 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 1996, 99 Ralf Baechle
  7. * Copyright (C) 2000, 2002 Maciej W. Rozycki
  8. * Copyright (C) 1990, 1999 by Silicon Graphics, Inc.
  9. */
  10. #ifndef _ASM_ADDRSPACE_H
  11. #define _ASM_ADDRSPACE_H
  12. #include <linux/config.h>
  13. #include <spaces.h>
  14. /*
  15. * Configure language
  16. */
  17. #ifdef __ASSEMBLY__
  18. #define _ATYPE_
  19. #define _ATYPE32_
  20. #define _ATYPE64_
  21. #define _LLCONST_(x) x
  22. #else
  23. #define _ATYPE_ __PTRDIFF_TYPE__
  24. #define _ATYPE32_ int
  25. #define _ATYPE64_ long long
  26. #define _LLCONST_(x) x ## LL
  27. #endif
  28. /*
  29. * 32-bit MIPS address spaces
  30. */
  31. #ifdef __ASSEMBLY__
  32. #define _ACAST32_
  33. #define _ACAST64_
  34. #else
  35. #define _ACAST32_ (_ATYPE_)(_ATYPE32_) /* widen if necessary */
  36. #define _ACAST64_ (_ATYPE64_) /* do _not_ narrow */
  37. #endif
  38. /*
  39. * Returns the kernel segment base of a given address
  40. */
  41. #define KSEGX(a) ((_ACAST32_ (a)) & 0xe0000000)
  42. /*
  43. * Returns the physical address of a CKSEGx / XKPHYS address
  44. */
  45. #define CPHYSADDR(a) ((_ACAST32_(a)) & 0x1fffffff)
  46. #define XPHYSADDR(a) ((_ACAST64_(a)) & \
  47. _LLCONST_(0x000000ffffffffff))
  48. #ifdef CONFIG_64BIT
  49. /*
  50. * Memory segments (64bit kernel mode addresses)
  51. * The compatibility segments use the full 64-bit sign extended value. Note
  52. * the R8000 doesn't have them so don't reference these in generic MIPS code.
  53. */
  54. #define XKUSEG _LLCONST_(0x0000000000000000)
  55. #define XKSSEG _LLCONST_(0x4000000000000000)
  56. #define XKPHYS _LLCONST_(0x8000000000000000)
  57. #define XKSEG _LLCONST_(0xc000000000000000)
  58. #define CKSEG0 _LLCONST_(0xffffffff80000000)
  59. #define CKSEG1 _LLCONST_(0xffffffffa0000000)
  60. #define CKSSEG _LLCONST_(0xffffffffc0000000)
  61. #define CKSEG3 _LLCONST_(0xffffffffe0000000)
  62. #define CKSEG0ADDR(a) (CPHYSADDR(a) | CKSEG0)
  63. #define CKSEG1ADDR(a) (CPHYSADDR(a) | CKSEG1)
  64. #define CKSEG2ADDR(a) (CPHYSADDR(a) | CKSEG2)
  65. #define CKSEG3ADDR(a) (CPHYSADDR(a) | CKSEG3)
  66. #else
  67. #define CKSEG0ADDR(a) (CPHYSADDR(a) | KSEG0)
  68. #define CKSEG1ADDR(a) (CPHYSADDR(a) | KSEG1)
  69. #define CKSEG2ADDR(a) (CPHYSADDR(a) | KSEG2)
  70. #define CKSEG3ADDR(a) (CPHYSADDR(a) | KSEG3)
  71. /*
  72. * Map an address to a certain kernel segment
  73. */
  74. #define KSEG0ADDR(a) (CPHYSADDR(a) | KSEG0)
  75. #define KSEG1ADDR(a) (CPHYSADDR(a) | KSEG1)
  76. #define KSEG2ADDR(a) (CPHYSADDR(a) | KSEG2)
  77. #define KSEG3ADDR(a) (CPHYSADDR(a) | KSEG3)
  78. /*
  79. * Memory segments (32bit kernel mode addresses)
  80. * These are the traditional names used in the 32-bit universe.
  81. */
  82. #define KUSEG 0x00000000
  83. #define KSEG0 0x80000000
  84. #define KSEG1 0xa0000000
  85. #define KSEG2 0xc0000000
  86. #define KSEG3 0xe0000000
  87. #define CKUSEG 0x00000000
  88. #define CKSEG0 0x80000000
  89. #define CKSEG1 0xa0000000
  90. #define CKSEG2 0xc0000000
  91. #define CKSEG3 0xe0000000
  92. #endif
  93. /*
  94. * Cache modes for XKPHYS address conversion macros
  95. */
  96. #define K_CALG_COH_EXCL1_NOL2 0
  97. #define K_CALG_COH_SHRL1_NOL2 1
  98. #define K_CALG_UNCACHED 2
  99. #define K_CALG_NONCOHERENT 3
  100. #define K_CALG_COH_EXCL 4
  101. #define K_CALG_COH_SHAREABLE 5
  102. #define K_CALG_NOTUSED 6
  103. #define K_CALG_UNCACHED_ACCEL 7
  104. /*
  105. * 64-bit address conversions
  106. */
  107. #define PHYS_TO_XKSEG_UNCACHED(p) PHYS_TO_XKPHYS(K_CALG_UNCACHED,(p))
  108. #define PHYS_TO_XKSEG_CACHED(p) PHYS_TO_XKPHYS(K_CALG_COH_SHAREABLE,(p))
  109. #define XKPHYS_TO_PHYS(p) ((p) & TO_PHYS_MASK)
  110. #define PHYS_TO_XKPHYS(cm,a) (_LLCONST_(0x8000000000000000) | \
  111. ((cm)<<59) | (a))
  112. #if defined (CONFIG_CPU_R4300) \
  113. || defined (CONFIG_CPU_R4X00) \
  114. || defined (CONFIG_CPU_R5000) \
  115. || defined (CONFIG_CPU_NEVADA) \
  116. || defined (CONFIG_CPU_TX49XX) \
  117. || defined (CONFIG_CPU_MIPS64)
  118. #define KUSIZE _LLCONST_(0x0000010000000000) /* 2^^40 */
  119. #define KUSIZE_64 _LLCONST_(0x0000010000000000) /* 2^^40 */
  120. #define K0SIZE _LLCONST_(0x0000001000000000) /* 2^^36 */
  121. #define K1SIZE _LLCONST_(0x0000001000000000) /* 2^^36 */
  122. #define K2SIZE _LLCONST_(0x000000ff80000000)
  123. #define KSEGSIZE _LLCONST_(0x000000ff80000000) /* max syssegsz */
  124. #define TO_PHYS_MASK _LLCONST_(0x0000000fffffffff) /* 2^^36 - 1 */
  125. #endif
  126. #if defined (CONFIG_CPU_R8000)
  127. /* We keep KUSIZE consistent with R4000 for now (2^^40) instead of (2^^48) */
  128. #define KUSIZE _LLCONST_(0x0000010000000000) /* 2^^40 */
  129. #define KUSIZE_64 _LLCONST_(0x0000010000000000) /* 2^^40 */
  130. #define K0SIZE _LLCONST_(0x0000010000000000) /* 2^^40 */
  131. #define K1SIZE _LLCONST_(0x0000010000000000) /* 2^^40 */
  132. #define K2SIZE _LLCONST_(0x0001000000000000)
  133. #define KSEGSIZE _LLCONST_(0x0000010000000000) /* max syssegsz */
  134. #define TO_PHYS_MASK _LLCONST_(0x000000ffffffffff) /* 2^^40 - 1 */
  135. #endif
  136. #if defined (CONFIG_CPU_R10000)
  137. #define KUSIZE _LLCONST_(0x0000010000000000) /* 2^^40 */
  138. #define KUSIZE_64 _LLCONST_(0x0000010000000000) /* 2^^40 */
  139. #define K0SIZE _LLCONST_(0x0000010000000000) /* 2^^40 */
  140. #define K1SIZE _LLCONST_(0x0000010000000000) /* 2^^40 */
  141. #define K2SIZE _LLCONST_(0x00000fff80000000)
  142. #define KSEGSIZE _LLCONST_(0x00000fff80000000) /* max syssegsz */
  143. #define TO_PHYS_MASK _LLCONST_(0x000000ffffffffff) /* 2^^40 - 1 */
  144. #endif
  145. #if defined(CONFIG_CPU_SB1) || defined(CONFIG_CPU_SB1A)
  146. #define KUSIZE _LLCONST_(0x0000100000000000) /* 2^^44 */
  147. #define KUSIZE_64 _LLCONST_(0x0000100000000000) /* 2^^44 */
  148. #define K0SIZE _LLCONST_(0x0000100000000000) /* 2^^44 */
  149. #define K1SIZE _LLCONST_(0x0000100000000000) /* 2^^44 */
  150. #define K2SIZE _LLCONST_(0x0000ffff80000000)
  151. #define KSEGSIZE _LLCONST_(0x0000ffff80000000) /* max syssegsz */
  152. #define TO_PHYS_MASK _LLCONST_(0x00000fffffffffff) /* 2^^44 - 1 */
  153. #endif
  154. /*
  155. * Further names for SGI source compatibility. These are stolen from
  156. * IRIX's <sys/mips_addrspace.h>.
  157. */
  158. #define KUBASE _LLCONST_(0)
  159. #define KUSIZE_32 _LLCONST_(0x0000000080000000) /* KUSIZE
  160. for a 32 bit proc */
  161. #define K0BASE_EXL_WR _LLCONST_(0xa800000000000000) /* exclusive on write */
  162. #define K0BASE_NONCOH _LLCONST_(0x9800000000000000) /* noncoherent */
  163. #define K0BASE_EXL _LLCONST_(0xa000000000000000) /* exclusive */
  164. #ifndef CONFIG_CPU_R8000
  165. /*
  166. * The R8000 doesn't have the 32-bit compat spaces so we don't define them
  167. * in order to catch bugs in the source code.
  168. */
  169. #define COMPAT_K1BASE32 _LLCONST_(0xffffffffa0000000)
  170. #define PHYS_TO_COMPATK1(x) ((x) | COMPAT_K1BASE32) /* 32-bit compat k1 */
  171. #endif
  172. #define KDM_TO_PHYS(x) (_ACAST64_ (x) & TO_PHYS_MASK)
  173. #define PHYS_TO_K0(x) (_ACAST64_ (x) | CAC_BASE)
  174. #endif /* _ASM_ADDRSPACE_H */