common.c 8.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320
  1. /*
  2. * arch/arm/mach-dove/common.c
  3. *
  4. * Core functions for Marvell Dove 88AP510 System On Chip
  5. *
  6. * This file is licensed under the terms of the GNU General Public
  7. * License version 2. This program is licensed "as is" without any
  8. * warranty of any kind, whether express or implied.
  9. */
  10. #include <linux/kernel.h>
  11. #include <linux/delay.h>
  12. #include <linux/init.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/pci.h>
  15. #include <linux/serial_8250.h>
  16. #include <linux/clk.h>
  17. #include <linux/mbus.h>
  18. #include <linux/ata_platform.h>
  19. #include <linux/serial_8250.h>
  20. #include <linux/gpio.h>
  21. #include <asm/page.h>
  22. #include <asm/setup.h>
  23. #include <asm/timex.h>
  24. #include <asm/hardware/cache-tauros2.h>
  25. #include <asm/mach/map.h>
  26. #include <asm/mach/time.h>
  27. #include <asm/mach/pci.h>
  28. #include <mach/dove.h>
  29. #include <mach/bridge-regs.h>
  30. #include <asm/mach/arch.h>
  31. #include <linux/irq.h>
  32. #include <plat/time.h>
  33. #include <plat/common.h>
  34. #include "common.h"
  35. static int get_tclk(void);
  36. /*****************************************************************************
  37. * I/O Address Mapping
  38. ****************************************************************************/
  39. static struct map_desc dove_io_desc[] __initdata = {
  40. {
  41. .virtual = DOVE_SB_REGS_VIRT_BASE,
  42. .pfn = __phys_to_pfn(DOVE_SB_REGS_PHYS_BASE),
  43. .length = DOVE_SB_REGS_SIZE,
  44. .type = MT_DEVICE,
  45. }, {
  46. .virtual = DOVE_NB_REGS_VIRT_BASE,
  47. .pfn = __phys_to_pfn(DOVE_NB_REGS_PHYS_BASE),
  48. .length = DOVE_NB_REGS_SIZE,
  49. .type = MT_DEVICE,
  50. }, {
  51. .virtual = DOVE_PCIE0_IO_VIRT_BASE,
  52. .pfn = __phys_to_pfn(DOVE_PCIE0_IO_PHYS_BASE),
  53. .length = DOVE_PCIE0_IO_SIZE,
  54. .type = MT_DEVICE,
  55. }, {
  56. .virtual = DOVE_PCIE1_IO_VIRT_BASE,
  57. .pfn = __phys_to_pfn(DOVE_PCIE1_IO_PHYS_BASE),
  58. .length = DOVE_PCIE1_IO_SIZE,
  59. .type = MT_DEVICE,
  60. },
  61. };
  62. void __init dove_map_io(void)
  63. {
  64. iotable_init(dove_io_desc, ARRAY_SIZE(dove_io_desc));
  65. }
  66. /*****************************************************************************
  67. * EHCI0
  68. ****************************************************************************/
  69. void __init dove_ehci0_init(void)
  70. {
  71. orion_ehci_init(&dove_mbus_dram_info,
  72. DOVE_USB0_PHYS_BASE, IRQ_DOVE_USB0);
  73. }
  74. /*****************************************************************************
  75. * EHCI1
  76. ****************************************************************************/
  77. void __init dove_ehci1_init(void)
  78. {
  79. orion_ehci_1_init(&dove_mbus_dram_info,
  80. DOVE_USB1_PHYS_BASE, IRQ_DOVE_USB1);
  81. }
  82. /*****************************************************************************
  83. * GE00
  84. ****************************************************************************/
  85. void __init dove_ge00_init(struct mv643xx_eth_platform_data *eth_data)
  86. {
  87. orion_ge00_init(eth_data, &dove_mbus_dram_info,
  88. DOVE_GE00_PHYS_BASE, IRQ_DOVE_GE00_SUM,
  89. 0, get_tclk());
  90. }
  91. /*****************************************************************************
  92. * SoC RTC
  93. ****************************************************************************/
  94. void __init dove_rtc_init(void)
  95. {
  96. orion_rtc_init(DOVE_RTC_PHYS_BASE, IRQ_DOVE_RTC);
  97. }
  98. /*****************************************************************************
  99. * SATA
  100. ****************************************************************************/
  101. static struct resource dove_sata_resources[] = {
  102. {
  103. .name = "sata base",
  104. .start = DOVE_SATA_PHYS_BASE,
  105. .end = DOVE_SATA_PHYS_BASE + 0x5000 - 1,
  106. .flags = IORESOURCE_MEM,
  107. }, {
  108. .name = "sata irq",
  109. .start = IRQ_DOVE_SATA,
  110. .end = IRQ_DOVE_SATA,
  111. .flags = IORESOURCE_IRQ,
  112. },
  113. };
  114. static struct platform_device dove_sata = {
  115. .name = "sata_mv",
  116. .id = 0,
  117. .dev = {
  118. .coherent_dma_mask = DMA_BIT_MASK(32),
  119. },
  120. .num_resources = ARRAY_SIZE(dove_sata_resources),
  121. .resource = dove_sata_resources,
  122. };
  123. void __init dove_sata_init(struct mv_sata_platform_data *sata_data)
  124. {
  125. sata_data->dram = &dove_mbus_dram_info;
  126. dove_sata.dev.platform_data = sata_data;
  127. platform_device_register(&dove_sata);
  128. }
  129. /*****************************************************************************
  130. * UART0
  131. ****************************************************************************/
  132. void __init dove_uart0_init(void)
  133. {
  134. orion_uart0_init(DOVE_UART0_VIRT_BASE, DOVE_UART0_PHYS_BASE,
  135. IRQ_DOVE_UART_0, get_tclk());
  136. }
  137. /*****************************************************************************
  138. * UART1
  139. ****************************************************************************/
  140. void __init dove_uart1_init(void)
  141. {
  142. orion_uart1_init(DOVE_UART1_VIRT_BASE, DOVE_UART1_PHYS_BASE,
  143. IRQ_DOVE_UART_1, get_tclk());
  144. }
  145. /*****************************************************************************
  146. * UART2
  147. ****************************************************************************/
  148. void __init dove_uart2_init(void)
  149. {
  150. orion_uart2_init(DOVE_UART2_VIRT_BASE, DOVE_UART2_PHYS_BASE,
  151. IRQ_DOVE_UART_2, get_tclk());
  152. }
  153. /*****************************************************************************
  154. * UART3
  155. ****************************************************************************/
  156. void __init dove_uart3_init(void)
  157. {
  158. orion_uart3_init(DOVE_UART3_VIRT_BASE, DOVE_UART3_PHYS_BASE,
  159. IRQ_DOVE_UART_3, get_tclk());
  160. }
  161. /*****************************************************************************
  162. * SPI
  163. ****************************************************************************/
  164. void __init dove_spi0_init(void)
  165. {
  166. orion_spi_init(DOVE_SPI0_PHYS_BASE, get_tclk());
  167. }
  168. void __init dove_spi1_init(void)
  169. {
  170. orion_spi_init(DOVE_SPI1_PHYS_BASE, get_tclk());
  171. }
  172. /*****************************************************************************
  173. * I2C
  174. ****************************************************************************/
  175. void __init dove_i2c_init(void)
  176. {
  177. orion_i2c_init(DOVE_I2C_PHYS_BASE, IRQ_DOVE_I2C, 10);
  178. }
  179. /*****************************************************************************
  180. * Time handling
  181. ****************************************************************************/
  182. void __init dove_init_early(void)
  183. {
  184. orion_time_set_base(TIMER_VIRT_BASE);
  185. }
  186. static int get_tclk(void)
  187. {
  188. /* use DOVE_RESET_SAMPLE_HI/LO to detect tclk */
  189. return 166666667;
  190. }
  191. static void dove_timer_init(void)
  192. {
  193. orion_time_init(BRIDGE_VIRT_BASE, BRIDGE_INT_TIMER1_CLR,
  194. IRQ_DOVE_BRIDGE, get_tclk());
  195. }
  196. struct sys_timer dove_timer = {
  197. .init = dove_timer_init,
  198. };
  199. /*****************************************************************************
  200. * XOR 0
  201. ****************************************************************************/
  202. void __init dove_xor0_init(void)
  203. {
  204. orion_xor0_init(&dove_mbus_dram_info,
  205. DOVE_XOR0_PHYS_BASE, DOVE_XOR0_HIGH_PHYS_BASE,
  206. IRQ_DOVE_XOR_00, IRQ_DOVE_XOR_01);
  207. }
  208. /*****************************************************************************
  209. * XOR 1
  210. ****************************************************************************/
  211. void __init dove_xor1_init(void)
  212. {
  213. orion_xor1_init(DOVE_XOR1_PHYS_BASE, DOVE_XOR1_HIGH_PHYS_BASE,
  214. IRQ_DOVE_XOR_10, IRQ_DOVE_XOR_11);
  215. }
  216. /*****************************************************************************
  217. * SDIO
  218. ****************************************************************************/
  219. static u64 sdio_dmamask = DMA_BIT_MASK(32);
  220. static struct resource dove_sdio0_resources[] = {
  221. {
  222. .start = DOVE_SDIO0_PHYS_BASE,
  223. .end = DOVE_SDIO0_PHYS_BASE + 0xff,
  224. .flags = IORESOURCE_MEM,
  225. }, {
  226. .start = IRQ_DOVE_SDIO0,
  227. .end = IRQ_DOVE_SDIO0,
  228. .flags = IORESOURCE_IRQ,
  229. },
  230. };
  231. static struct platform_device dove_sdio0 = {
  232. .name = "sdhci-dove",
  233. .id = 0,
  234. .dev = {
  235. .dma_mask = &sdio_dmamask,
  236. .coherent_dma_mask = DMA_BIT_MASK(32),
  237. },
  238. .resource = dove_sdio0_resources,
  239. .num_resources = ARRAY_SIZE(dove_sdio0_resources),
  240. };
  241. void __init dove_sdio0_init(void)
  242. {
  243. platform_device_register(&dove_sdio0);
  244. }
  245. static struct resource dove_sdio1_resources[] = {
  246. {
  247. .start = DOVE_SDIO1_PHYS_BASE,
  248. .end = DOVE_SDIO1_PHYS_BASE + 0xff,
  249. .flags = IORESOURCE_MEM,
  250. }, {
  251. .start = IRQ_DOVE_SDIO1,
  252. .end = IRQ_DOVE_SDIO1,
  253. .flags = IORESOURCE_IRQ,
  254. },
  255. };
  256. static struct platform_device dove_sdio1 = {
  257. .name = "sdhci-dove",
  258. .id = 1,
  259. .dev = {
  260. .dma_mask = &sdio_dmamask,
  261. .coherent_dma_mask = DMA_BIT_MASK(32),
  262. },
  263. .resource = dove_sdio1_resources,
  264. .num_resources = ARRAY_SIZE(dove_sdio1_resources),
  265. };
  266. void __init dove_sdio1_init(void)
  267. {
  268. platform_device_register(&dove_sdio1);
  269. }
  270. void __init dove_init(void)
  271. {
  272. int tclk;
  273. tclk = get_tclk();
  274. printk(KERN_INFO "Dove 88AP510 SoC, ");
  275. printk(KERN_INFO "TCLK = %dMHz\n", (tclk + 499999) / 1000000);
  276. #ifdef CONFIG_CACHE_TAUROS2
  277. tauros2_init();
  278. #endif
  279. dove_setup_cpu_mbus();
  280. /* internal devices that every board has */
  281. dove_rtc_init();
  282. dove_xor0_init();
  283. dove_xor1_init();
  284. }