mpc8536ds.dts 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /*
  2. * MPC8536 DS Device Tree Source
  3. *
  4. * Copyright 2008 Freescale Semiconductor, Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. /include/ "fsl/mpc8536si-pre.dtsi"
  12. / {
  13. model = "fsl,mpc8536ds";
  14. compatible = "fsl,mpc8536ds";
  15. cpus {
  16. #cpus = <1>;
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8536@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. next-level-cache = <&L2>;
  23. };
  24. };
  25. memory {
  26. device_type = "memory";
  27. reg = <0 0 0 0>; // Filled by U-Boot
  28. };
  29. lbc: localbus@ffe05000 {
  30. reg = <0 0xffe05000 0 0x1000>;
  31. };
  32. board_soc: soc: soc@ffe00000 {
  33. ranges = <0x0 0 0xffe00000 0x100000>;
  34. };
  35. pci0: pci@ffe08000 {
  36. reg = <0 0xffe08000 0 0x1000>;
  37. ranges = <0x02000000 0 0x80000000 0 0x80000000 0 0x10000000
  38. 0x01000000 0 0x00000000 0 0xffc00000 0 0x00010000>;
  39. clock-frequency = <66666666>;
  40. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  41. interrupt-map = <
  42. /* IDSEL 0x11 J17 Slot 1 */
  43. 0x8800 0 0 1 &mpic 1 1 0 0
  44. 0x8800 0 0 2 &mpic 2 1 0 0
  45. 0x8800 0 0 3 &mpic 3 1 0 0
  46. 0x8800 0 0 4 &mpic 4 1 0 0>;
  47. };
  48. pci1: pcie@ffe09000 {
  49. reg = <0 0xffe09000 0 0x1000>;
  50. ranges = <0x02000000 0 0x98000000 0 0x98000000 0 0x08000000
  51. 0x01000000 0 0x00000000 0 0xffc20000 0 0x00010000>;
  52. pcie@0 {
  53. ranges = <0x02000000 0 0x98000000
  54. 0x02000000 0 0x98000000
  55. 0 0x08000000
  56. 0x01000000 0 0x00000000
  57. 0x01000000 0 0x00000000
  58. 0 0x00010000>;
  59. };
  60. };
  61. pci2: pcie@ffe0a000 {
  62. reg = <0 0xffe0a000 0 0x1000>;
  63. ranges = <0x02000000 0 0x90000000 0 0x90000000 0 0x08000000
  64. 0x01000000 0 0x00000000 0 0xffc10000 0 0x00010000>;
  65. pcie@0 {
  66. ranges = <0x02000000 0 0x90000000
  67. 0x02000000 0 0x90000000
  68. 0 0x08000000
  69. 0x01000000 0 0x00000000
  70. 0x01000000 0 0x00000000
  71. 0 0x00010000>;
  72. };
  73. };
  74. pci3: pcie@ffe0b000 {
  75. reg = <0 0xffe0b000 0 0x1000>;
  76. ranges = <0x02000000 0 0xa0000000 0 0xa0000000 0 0x20000000
  77. 0x01000000 0 0x00000000 0 0xffc30000 0 0x00010000>;
  78. pcie@0 {
  79. ranges = <0x02000000 0 0xa0000000
  80. 0x02000000 0 0xa0000000
  81. 0 0x20000000
  82. 0x01000000 0 0x00000000
  83. 0x01000000 0 0x00000000
  84. 0 0x00100000>;
  85. };
  86. };
  87. };
  88. /include/ "fsl/mpc8536si-post.dtsi"
  89. /include/ "mpc8536ds.dtsi"