ddbridge-core.c 41 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717
  1. /*
  2. * ddbridge.c: Digital Devices PCIe bridge driver
  3. *
  4. * Copyright (C) 2010-2011 Digital Devices GmbH
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 only, as published by the Free Software Foundation.
  9. *
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
  20. * 02110-1301, USA
  21. * Or, point your browser to http://www.gnu.org/copyleft/gpl.html
  22. */
  23. #include <linux/module.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/delay.h>
  27. #include <linux/slab.h>
  28. #include <linux/poll.h>
  29. #include <asm/io.h>
  30. #include <linux/pci.h>
  31. #include <linux/pci_ids.h>
  32. #include <linux/timer.h>
  33. #include <linux/version.h>
  34. #include <linux/i2c.h>
  35. #include <linux/swab.h>
  36. #include <linux/vmalloc.h>
  37. #include "ddbridge.h"
  38. #include "ddbridge-regs.h"
  39. #include "tda18271c2dd.h"
  40. #include "stv6110x.h"
  41. #include "stv090x.h"
  42. #include "lnbh24.h"
  43. #include "drxk.h"
  44. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  45. /* MSI had problems with lost interrupts, fixed but needs testing */
  46. #undef CONFIG_PCI_MSI
  47. /******************************************************************************/
  48. static int i2c_read(struct i2c_adapter *adapter, u8 adr, u8 *val)
  49. {
  50. struct i2c_msg msgs[1] = {{.addr = adr, .flags = I2C_M_RD,
  51. .buf = val, .len = 1 } };
  52. return (i2c_transfer(adapter, msgs, 1) == 1) ? 0 : -1;
  53. }
  54. static int i2c_read_reg(struct i2c_adapter *adapter, u8 adr, u8 reg, u8 *val)
  55. {
  56. struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0,
  57. .buf = &reg, .len = 1 },
  58. {.addr = adr, .flags = I2C_M_RD,
  59. .buf = val, .len = 1 } };
  60. return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1;
  61. }
  62. static int i2c_read_reg16(struct i2c_adapter *adapter, u8 adr,
  63. u16 reg, u8 *val)
  64. {
  65. u8 msg[2] = {reg>>8, reg&0xff};
  66. struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0,
  67. .buf = msg, .len = 2},
  68. {.addr = adr, .flags = I2C_M_RD,
  69. .buf = val, .len = 1} };
  70. return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1;
  71. }
  72. static int ddb_i2c_cmd(struct ddb_i2c *i2c, u32 adr, u32 cmd)
  73. {
  74. struct ddb *dev = i2c->dev;
  75. int stat;
  76. u32 val;
  77. i2c->done = 0;
  78. ddbwritel((adr << 9) | cmd, i2c->regs + I2C_COMMAND);
  79. stat = wait_event_timeout(i2c->wq, i2c->done == 1, HZ);
  80. if (stat <= 0) {
  81. printk(KERN_ERR "I2C timeout\n");
  82. { /* MSI debugging*/
  83. u32 istat = ddbreadl(INTERRUPT_STATUS);
  84. printk(KERN_ERR "IRS %08x\n", istat);
  85. ddbwritel(istat, INTERRUPT_ACK);
  86. }
  87. return -EIO;
  88. }
  89. val = ddbreadl(i2c->regs+I2C_COMMAND);
  90. if (val & 0x70000)
  91. return -EIO;
  92. return 0;
  93. }
  94. static int ddb_i2c_master_xfer(struct i2c_adapter *adapter,
  95. struct i2c_msg msg[], int num)
  96. {
  97. struct ddb_i2c *i2c = (struct ddb_i2c *)i2c_get_adapdata(adapter);
  98. struct ddb *dev = i2c->dev;
  99. u8 addr = 0;
  100. if (num)
  101. addr = msg[0].addr;
  102. if (num == 2 && msg[1].flags & I2C_M_RD &&
  103. !(msg[0].flags & I2C_M_RD)) {
  104. memcpy_toio(dev->regs + I2C_TASKMEM_BASE + i2c->wbuf,
  105. msg[0].buf, msg[0].len);
  106. ddbwritel(msg[0].len|(msg[1].len << 16),
  107. i2c->regs+I2C_TASKLENGTH);
  108. if (!ddb_i2c_cmd(i2c, addr, 1)) {
  109. memcpy_fromio(msg[1].buf,
  110. dev->regs + I2C_TASKMEM_BASE + i2c->rbuf,
  111. msg[1].len);
  112. return num;
  113. }
  114. }
  115. if (num == 1 && !(msg[0].flags & I2C_M_RD)) {
  116. ddbcpyto(I2C_TASKMEM_BASE + i2c->wbuf, msg[0].buf, msg[0].len);
  117. ddbwritel(msg[0].len, i2c->regs + I2C_TASKLENGTH);
  118. if (!ddb_i2c_cmd(i2c, addr, 2))
  119. return num;
  120. }
  121. if (num == 1 && (msg[0].flags & I2C_M_RD)) {
  122. ddbwritel(msg[0].len << 16, i2c->regs + I2C_TASKLENGTH);
  123. if (!ddb_i2c_cmd(i2c, addr, 3)) {
  124. ddbcpyfrom(msg[0].buf,
  125. I2C_TASKMEM_BASE + i2c->rbuf, msg[0].len);
  126. return num;
  127. }
  128. }
  129. return -EIO;
  130. }
  131. static u32 ddb_i2c_functionality(struct i2c_adapter *adap)
  132. {
  133. return I2C_FUNC_SMBUS_EMUL;
  134. }
  135. struct i2c_algorithm ddb_i2c_algo = {
  136. .master_xfer = ddb_i2c_master_xfer,
  137. .functionality = ddb_i2c_functionality,
  138. };
  139. static void ddb_i2c_release(struct ddb *dev)
  140. {
  141. int i;
  142. struct ddb_i2c *i2c;
  143. struct i2c_adapter *adap;
  144. for (i = 0; i < dev->info->port_num; i++) {
  145. i2c = &dev->i2c[i];
  146. adap = &i2c->adap;
  147. i2c_del_adapter(adap);
  148. }
  149. }
  150. static int ddb_i2c_init(struct ddb *dev)
  151. {
  152. int i, j, stat = 0;
  153. struct ddb_i2c *i2c;
  154. struct i2c_adapter *adap;
  155. for (i = 0; i < dev->info->port_num; i++) {
  156. i2c = &dev->i2c[i];
  157. i2c->dev = dev;
  158. i2c->nr = i;
  159. i2c->wbuf = i * (I2C_TASKMEM_SIZE / 4);
  160. i2c->rbuf = i2c->wbuf + (I2C_TASKMEM_SIZE / 8);
  161. i2c->regs = 0x80 + i * 0x20;
  162. ddbwritel(I2C_SPEED_100, i2c->regs + I2C_TIMING);
  163. ddbwritel((i2c->rbuf << 16) | i2c->wbuf,
  164. i2c->regs + I2C_TASKADDRESS);
  165. init_waitqueue_head(&i2c->wq);
  166. adap = &i2c->adap;
  167. i2c_set_adapdata(adap, i2c);
  168. #ifdef I2C_ADAP_CLASS_TV_DIGITAL
  169. adap->class = I2C_ADAP_CLASS_TV_DIGITAL|I2C_CLASS_TV_ANALOG;
  170. #else
  171. #ifdef I2C_CLASS_TV_ANALOG
  172. adap->class = I2C_CLASS_TV_ANALOG;
  173. #endif
  174. #endif
  175. strcpy(adap->name, "ddbridge");
  176. adap->algo = &ddb_i2c_algo;
  177. adap->algo_data = (void *)i2c;
  178. adap->dev.parent = &dev->pdev->dev;
  179. stat = i2c_add_adapter(adap);
  180. if (stat)
  181. break;
  182. }
  183. if (stat)
  184. for (j = 0; j < i; j++) {
  185. i2c = &dev->i2c[j];
  186. adap = &i2c->adap;
  187. i2c_del_adapter(adap);
  188. }
  189. return stat;
  190. }
  191. /******************************************************************************/
  192. /******************************************************************************/
  193. /******************************************************************************/
  194. #if 0
  195. static void set_table(struct ddb *dev, u32 off,
  196. dma_addr_t *pbuf, u32 num)
  197. {
  198. u32 i, base;
  199. u64 mem;
  200. base = DMA_BASE_ADDRESS_TABLE + off;
  201. for (i = 0; i < num; i++) {
  202. mem = pbuf[i];
  203. ddbwritel(mem & 0xffffffff, base + i * 8);
  204. ddbwritel(mem >> 32, base + i * 8 + 4);
  205. }
  206. }
  207. #endif
  208. static void ddb_address_table(struct ddb *dev)
  209. {
  210. u32 i, j, base;
  211. u64 mem;
  212. dma_addr_t *pbuf;
  213. for (i = 0; i < dev->info->port_num * 2; i++) {
  214. base = DMA_BASE_ADDRESS_TABLE + i * 0x100;
  215. pbuf = dev->input[i].pbuf;
  216. for (j = 0; j < dev->input[i].dma_buf_num; j++) {
  217. mem = pbuf[j];
  218. ddbwritel(mem & 0xffffffff, base + j * 8);
  219. ddbwritel(mem >> 32, base + j * 8 + 4);
  220. }
  221. }
  222. for (i = 0; i < dev->info->port_num; i++) {
  223. base = DMA_BASE_ADDRESS_TABLE + 0x800 + i * 0x100;
  224. pbuf = dev->output[i].pbuf;
  225. for (j = 0; j < dev->output[i].dma_buf_num; j++) {
  226. mem = pbuf[j];
  227. ddbwritel(mem & 0xffffffff, base + j * 8);
  228. ddbwritel(mem >> 32, base + j * 8 + 4);
  229. }
  230. }
  231. }
  232. static void io_free(struct pci_dev *pdev, u8 **vbuf,
  233. dma_addr_t *pbuf, u32 size, int num)
  234. {
  235. int i;
  236. for (i = 0; i < num; i++) {
  237. if (vbuf[i]) {
  238. pci_free_consistent(pdev, size, vbuf[i], pbuf[i]);
  239. vbuf[i] = 0;
  240. }
  241. }
  242. }
  243. static int io_alloc(struct pci_dev *pdev, u8 **vbuf,
  244. dma_addr_t *pbuf, u32 size, int num)
  245. {
  246. int i;
  247. for (i = 0; i < num; i++) {
  248. vbuf[i] = pci_alloc_consistent(pdev, size, &pbuf[i]);
  249. if (!vbuf[i])
  250. return -ENOMEM;
  251. }
  252. return 0;
  253. }
  254. static int ddb_buffers_alloc(struct ddb *dev)
  255. {
  256. int i;
  257. struct ddb_port *port;
  258. for (i = 0; i < dev->info->port_num; i++) {
  259. port = &dev->port[i];
  260. switch (port->class) {
  261. case DDB_PORT_TUNER:
  262. if (io_alloc(dev->pdev, port->input[0]->vbuf,
  263. port->input[0]->pbuf,
  264. port->input[0]->dma_buf_size,
  265. port->input[0]->dma_buf_num) < 0)
  266. return -1;
  267. if (io_alloc(dev->pdev, port->input[1]->vbuf,
  268. port->input[1]->pbuf,
  269. port->input[1]->dma_buf_size,
  270. port->input[1]->dma_buf_num) < 0)
  271. return -1;
  272. break;
  273. case DDB_PORT_CI:
  274. if (io_alloc(dev->pdev, port->input[0]->vbuf,
  275. port->input[0]->pbuf,
  276. port->input[0]->dma_buf_size,
  277. port->input[0]->dma_buf_num) < 0)
  278. return -1;
  279. if (io_alloc(dev->pdev, port->output->vbuf,
  280. port->output->pbuf,
  281. port->output->dma_buf_size,
  282. port->output->dma_buf_num) < 0)
  283. return -1;
  284. break;
  285. default:
  286. break;
  287. }
  288. }
  289. ddb_address_table(dev);
  290. return 0;
  291. }
  292. static void ddb_buffers_free(struct ddb *dev)
  293. {
  294. int i;
  295. struct ddb_port *port;
  296. for (i = 0; i < dev->info->port_num; i++) {
  297. port = &dev->port[i];
  298. io_free(dev->pdev, port->input[0]->vbuf,
  299. port->input[0]->pbuf,
  300. port->input[0]->dma_buf_size,
  301. port->input[0]->dma_buf_num);
  302. io_free(dev->pdev, port->input[1]->vbuf,
  303. port->input[1]->pbuf,
  304. port->input[1]->dma_buf_size,
  305. port->input[1]->dma_buf_num);
  306. io_free(dev->pdev, port->output->vbuf,
  307. port->output->pbuf,
  308. port->output->dma_buf_size,
  309. port->output->dma_buf_num);
  310. }
  311. }
  312. static void ddb_input_start(struct ddb_input *input)
  313. {
  314. struct ddb *dev = input->port->dev;
  315. spin_lock_irq(&input->lock);
  316. input->cbuf = 0;
  317. input->coff = 0;
  318. /* reset */
  319. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  320. ddbwritel(2, TS_INPUT_CONTROL(input->nr));
  321. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  322. ddbwritel((1 << 16) |
  323. (input->dma_buf_num << 11) |
  324. (input->dma_buf_size >> 7),
  325. DMA_BUFFER_SIZE(input->nr));
  326. ddbwritel(0, DMA_BUFFER_ACK(input->nr));
  327. ddbwritel(1, DMA_BASE_WRITE);
  328. ddbwritel(3, DMA_BUFFER_CONTROL(input->nr));
  329. ddbwritel(9, TS_INPUT_CONTROL(input->nr));
  330. input->running = 1;
  331. spin_unlock_irq(&input->lock);
  332. }
  333. static void ddb_input_stop(struct ddb_input *input)
  334. {
  335. struct ddb *dev = input->port->dev;
  336. spin_lock_irq(&input->lock);
  337. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  338. ddbwritel(0, DMA_BUFFER_CONTROL(input->nr));
  339. input->running = 0;
  340. spin_unlock_irq(&input->lock);
  341. }
  342. static void ddb_output_start(struct ddb_output *output)
  343. {
  344. struct ddb *dev = output->port->dev;
  345. spin_lock_irq(&output->lock);
  346. output->cbuf = 0;
  347. output->coff = 0;
  348. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  349. ddbwritel(2, TS_OUTPUT_CONTROL(output->nr));
  350. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  351. ddbwritel(0x3c, TS_OUTPUT_CONTROL(output->nr));
  352. ddbwritel((1 << 16) |
  353. (output->dma_buf_num << 11) |
  354. (output->dma_buf_size >> 7),
  355. DMA_BUFFER_SIZE(output->nr + 8));
  356. ddbwritel(0, DMA_BUFFER_ACK(output->nr + 8));
  357. ddbwritel(1, DMA_BASE_READ);
  358. ddbwritel(3, DMA_BUFFER_CONTROL(output->nr + 8));
  359. /* ddbwritel(0xbd, TS_OUTPUT_CONTROL(output->nr)); */
  360. ddbwritel(0x1d, TS_OUTPUT_CONTROL(output->nr));
  361. output->running = 1;
  362. spin_unlock_irq(&output->lock);
  363. }
  364. static void ddb_output_stop(struct ddb_output *output)
  365. {
  366. struct ddb *dev = output->port->dev;
  367. spin_lock_irq(&output->lock);
  368. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  369. ddbwritel(0, DMA_BUFFER_CONTROL(output->nr + 8));
  370. output->running = 0;
  371. spin_unlock_irq(&output->lock);
  372. }
  373. static u32 ddb_output_free(struct ddb_output *output)
  374. {
  375. u32 idx, off, stat = output->stat;
  376. s32 diff;
  377. idx = (stat >> 11) & 0x1f;
  378. off = (stat & 0x7ff) << 7;
  379. if (output->cbuf != idx) {
  380. if ((((output->cbuf + 1) % output->dma_buf_num) == idx) &&
  381. (output->dma_buf_size - output->coff <= 188))
  382. return 0;
  383. return 188;
  384. }
  385. diff = off - output->coff;
  386. if (diff <= 0 || diff > 188)
  387. return 188;
  388. return 0;
  389. }
  390. static ssize_t ddb_output_write(struct ddb_output *output,
  391. const u8 *buf, size_t count)
  392. {
  393. struct ddb *dev = output->port->dev;
  394. u32 idx, off, stat = output->stat;
  395. u32 left = count, len;
  396. idx = (stat >> 11) & 0x1f;
  397. off = (stat & 0x7ff) << 7;
  398. while (left) {
  399. len = output->dma_buf_size - output->coff;
  400. if ((((output->cbuf + 1) % output->dma_buf_num) == idx) &&
  401. (off == 0)) {
  402. if (len <= 188)
  403. break;
  404. len -= 188;
  405. }
  406. if (output->cbuf == idx) {
  407. if (off > output->coff) {
  408. #if 1
  409. len = off - output->coff;
  410. len -= (len % 188);
  411. if (len <= 188)
  412. #endif
  413. break;
  414. len -= 188;
  415. }
  416. }
  417. if (len > left)
  418. len = left;
  419. if (copy_from_user(output->vbuf[output->cbuf] + output->coff,
  420. buf, len))
  421. return -EIO;
  422. left -= len;
  423. buf += len;
  424. output->coff += len;
  425. if (output->coff == output->dma_buf_size) {
  426. output->coff = 0;
  427. output->cbuf = ((output->cbuf + 1) % output->dma_buf_num);
  428. }
  429. ddbwritel((output->cbuf << 11) | (output->coff >> 7),
  430. DMA_BUFFER_ACK(output->nr + 8));
  431. }
  432. return count - left;
  433. }
  434. static u32 ddb_input_avail(struct ddb_input *input)
  435. {
  436. struct ddb *dev = input->port->dev;
  437. u32 idx, off, stat = input->stat;
  438. u32 ctrl = ddbreadl(DMA_BUFFER_CONTROL(input->nr));
  439. idx = (stat >> 11) & 0x1f;
  440. off = (stat & 0x7ff) << 7;
  441. if (ctrl & 4) {
  442. printk(KERN_ERR "IA %d %d %08x\n", idx, off, ctrl);
  443. ddbwritel(input->stat, DMA_BUFFER_ACK(input->nr));
  444. return 0;
  445. }
  446. if (input->cbuf != idx)
  447. return 188;
  448. return 0;
  449. }
  450. static size_t ddb_input_read(struct ddb_input *input, u8 *buf, size_t count)
  451. {
  452. struct ddb *dev = input->port->dev;
  453. u32 left = count;
  454. u32 idx, off, free, stat = input->stat;
  455. int ret;
  456. idx = (stat >> 11) & 0x1f;
  457. off = (stat & 0x7ff) << 7;
  458. while (left) {
  459. if (input->cbuf == idx)
  460. return count - left;
  461. free = input->dma_buf_size - input->coff;
  462. if (free > left)
  463. free = left;
  464. ret = copy_to_user(buf, input->vbuf[input->cbuf] +
  465. input->coff, free);
  466. input->coff += free;
  467. if (input->coff == input->dma_buf_size) {
  468. input->coff = 0;
  469. input->cbuf = (input->cbuf+1) % input->dma_buf_num;
  470. }
  471. left -= free;
  472. ddbwritel((input->cbuf << 11) | (input->coff >> 7),
  473. DMA_BUFFER_ACK(input->nr));
  474. }
  475. return count;
  476. }
  477. /******************************************************************************/
  478. /******************************************************************************/
  479. /******************************************************************************/
  480. #if 0
  481. static struct ddb_input *fe2input(struct ddb *dev, struct dvb_frontend *fe)
  482. {
  483. int i;
  484. for (i = 0; i < dev->info->port_num * 2; i++) {
  485. if (dev->input[i].fe == fe)
  486. return &dev->input[i];
  487. }
  488. return NULL;
  489. }
  490. #endif
  491. static int drxk_gate_ctrl(struct dvb_frontend *fe, int enable)
  492. {
  493. struct ddb_input *input = fe->sec_priv;
  494. struct ddb_port *port = input->port;
  495. int status;
  496. if (enable) {
  497. mutex_lock(&port->i2c_gate_lock);
  498. status = input->gate_ctrl(fe, 1);
  499. } else {
  500. status = input->gate_ctrl(fe, 0);
  501. mutex_unlock(&port->i2c_gate_lock);
  502. }
  503. return status;
  504. }
  505. static int demod_attach_drxk(struct ddb_input *input)
  506. {
  507. struct i2c_adapter *i2c = &input->port->i2c->adap;
  508. struct dvb_frontend *fe;
  509. fe = input->fe = dvb_attach(drxk_attach,
  510. i2c, 0x29 + (input->nr&1),
  511. &input->fe2);
  512. if (!input->fe) {
  513. printk(KERN_ERR "No DRXK found!\n");
  514. return -ENODEV;
  515. }
  516. fe->sec_priv = input;
  517. input->gate_ctrl = fe->ops.i2c_gate_ctrl;
  518. fe->ops.i2c_gate_ctrl = drxk_gate_ctrl;
  519. return 0;
  520. }
  521. static int tuner_attach_tda18271(struct ddb_input *input)
  522. {
  523. struct i2c_adapter *i2c = &input->port->i2c->adap;
  524. struct dvb_frontend *fe;
  525. if (input->fe->ops.i2c_gate_ctrl)
  526. input->fe->ops.i2c_gate_ctrl(input->fe, 1);
  527. fe = dvb_attach(tda18271c2dd_attach, input->fe, i2c, 0x60);
  528. if (!fe) {
  529. printk(KERN_ERR "No TDA18271 found!\n");
  530. return -ENODEV;
  531. }
  532. if (input->fe->ops.i2c_gate_ctrl)
  533. input->fe->ops.i2c_gate_ctrl(input->fe, 0);
  534. return 0;
  535. }
  536. /******************************************************************************/
  537. /******************************************************************************/
  538. /******************************************************************************/
  539. static struct stv090x_config stv0900 = {
  540. .device = STV0900,
  541. .demod_mode = STV090x_DUAL,
  542. .clk_mode = STV090x_CLK_EXT,
  543. .xtal = 27000000,
  544. .address = 0x69,
  545. .ts1_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  546. .ts2_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  547. .repeater_level = STV090x_RPTLEVEL_16,
  548. .adc1_range = STV090x_ADC_1Vpp,
  549. .adc2_range = STV090x_ADC_1Vpp,
  550. .diseqc_envelope_mode = true,
  551. };
  552. static struct stv090x_config stv0900_aa = {
  553. .device = STV0900,
  554. .demod_mode = STV090x_DUAL,
  555. .clk_mode = STV090x_CLK_EXT,
  556. .xtal = 27000000,
  557. .address = 0x68,
  558. .ts1_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  559. .ts2_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  560. .repeater_level = STV090x_RPTLEVEL_16,
  561. .adc1_range = STV090x_ADC_1Vpp,
  562. .adc2_range = STV090x_ADC_1Vpp,
  563. .diseqc_envelope_mode = true,
  564. };
  565. static struct stv6110x_config stv6110a = {
  566. .addr = 0x60,
  567. .refclk = 27000000,
  568. .clk_div = 1,
  569. };
  570. static struct stv6110x_config stv6110b = {
  571. .addr = 0x63,
  572. .refclk = 27000000,
  573. .clk_div = 1,
  574. };
  575. static int demod_attach_stv0900(struct ddb_input *input, int type)
  576. {
  577. struct i2c_adapter *i2c = &input->port->i2c->adap;
  578. struct stv090x_config *feconf = type ? &stv0900_aa : &stv0900;
  579. input->fe = dvb_attach(stv090x_attach, feconf, i2c,
  580. (input->nr & 1) ? STV090x_DEMODULATOR_1
  581. : STV090x_DEMODULATOR_0);
  582. if (!input->fe) {
  583. printk(KERN_ERR "No STV0900 found!\n");
  584. return -ENODEV;
  585. }
  586. if (!dvb_attach(lnbh24_attach, input->fe, i2c, 0,
  587. 0, (input->nr & 1) ?
  588. (0x09 - type) : (0x0b - type))) {
  589. printk(KERN_ERR "No LNBH24 found!\n");
  590. return -ENODEV;
  591. }
  592. return 0;
  593. }
  594. static int tuner_attach_stv6110(struct ddb_input *input, int type)
  595. {
  596. struct i2c_adapter *i2c = &input->port->i2c->adap;
  597. struct stv090x_config *feconf = type ? &stv0900_aa : &stv0900;
  598. struct stv6110x_config *tunerconf = (input->nr & 1) ?
  599. &stv6110b : &stv6110a;
  600. struct stv6110x_devctl *ctl;
  601. ctl = dvb_attach(stv6110x_attach, input->fe, tunerconf, i2c);
  602. if (!ctl) {
  603. printk(KERN_ERR "No STV6110X found!\n");
  604. return -ENODEV;
  605. }
  606. printk(KERN_INFO "attach tuner input %d adr %02x\n",
  607. input->nr, tunerconf->addr);
  608. feconf->tuner_init = ctl->tuner_init;
  609. feconf->tuner_sleep = ctl->tuner_sleep;
  610. feconf->tuner_set_mode = ctl->tuner_set_mode;
  611. feconf->tuner_set_frequency = ctl->tuner_set_frequency;
  612. feconf->tuner_get_frequency = ctl->tuner_get_frequency;
  613. feconf->tuner_set_bandwidth = ctl->tuner_set_bandwidth;
  614. feconf->tuner_get_bandwidth = ctl->tuner_get_bandwidth;
  615. feconf->tuner_set_bbgain = ctl->tuner_set_bbgain;
  616. feconf->tuner_get_bbgain = ctl->tuner_get_bbgain;
  617. feconf->tuner_set_refclk = ctl->tuner_set_refclk;
  618. feconf->tuner_get_status = ctl->tuner_get_status;
  619. return 0;
  620. }
  621. int my_dvb_dmx_ts_card_init(struct dvb_demux *dvbdemux, char *id,
  622. int (*start_feed)(struct dvb_demux_feed *),
  623. int (*stop_feed)(struct dvb_demux_feed *),
  624. void *priv)
  625. {
  626. dvbdemux->priv = priv;
  627. dvbdemux->filternum = 256;
  628. dvbdemux->feednum = 256;
  629. dvbdemux->start_feed = start_feed;
  630. dvbdemux->stop_feed = stop_feed;
  631. dvbdemux->write_to_decoder = NULL;
  632. dvbdemux->dmx.capabilities = (DMX_TS_FILTERING |
  633. DMX_SECTION_FILTERING |
  634. DMX_MEMORY_BASED_FILTERING);
  635. return dvb_dmx_init(dvbdemux);
  636. }
  637. int my_dvb_dmxdev_ts_card_init(struct dmxdev *dmxdev,
  638. struct dvb_demux *dvbdemux,
  639. struct dmx_frontend *hw_frontend,
  640. struct dmx_frontend *mem_frontend,
  641. struct dvb_adapter *dvb_adapter)
  642. {
  643. int ret;
  644. dmxdev->filternum = 256;
  645. dmxdev->demux = &dvbdemux->dmx;
  646. dmxdev->capabilities = 0;
  647. ret = dvb_dmxdev_init(dmxdev, dvb_adapter);
  648. if (ret < 0)
  649. return ret;
  650. hw_frontend->source = DMX_FRONTEND_0;
  651. dvbdemux->dmx.add_frontend(&dvbdemux->dmx, hw_frontend);
  652. mem_frontend->source = DMX_MEMORY_FE;
  653. dvbdemux->dmx.add_frontend(&dvbdemux->dmx, mem_frontend);
  654. return dvbdemux->dmx.connect_frontend(&dvbdemux->dmx, hw_frontend);
  655. }
  656. static int start_feed(struct dvb_demux_feed *dvbdmxfeed)
  657. {
  658. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  659. struct ddb_input *input = dvbdmx->priv;
  660. if (!input->users)
  661. ddb_input_start(input);
  662. return ++input->users;
  663. }
  664. static int stop_feed(struct dvb_demux_feed *dvbdmxfeed)
  665. {
  666. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  667. struct ddb_input *input = dvbdmx->priv;
  668. if (--input->users)
  669. return input->users;
  670. ddb_input_stop(input);
  671. return 0;
  672. }
  673. static void dvb_input_detach(struct ddb_input *input)
  674. {
  675. struct dvb_adapter *adap = &input->adap;
  676. struct dvb_demux *dvbdemux = &input->demux;
  677. switch (input->attached) {
  678. case 5:
  679. if (input->fe2)
  680. dvb_unregister_frontend(input->fe2);
  681. if (input->fe) {
  682. dvb_unregister_frontend(input->fe);
  683. dvb_frontend_detach(input->fe);
  684. input->fe = NULL;
  685. }
  686. case 4:
  687. dvb_net_release(&input->dvbnet);
  688. case 3:
  689. dvbdemux->dmx.close(&dvbdemux->dmx);
  690. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx,
  691. &input->hw_frontend);
  692. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx,
  693. &input->mem_frontend);
  694. dvb_dmxdev_release(&input->dmxdev);
  695. case 2:
  696. dvb_dmx_release(&input->demux);
  697. case 1:
  698. dvb_unregister_adapter(adap);
  699. }
  700. input->attached = 0;
  701. }
  702. static int dvb_input_attach(struct ddb_input *input)
  703. {
  704. int ret;
  705. struct ddb_port *port = input->port;
  706. struct dvb_adapter *adap = &input->adap;
  707. struct dvb_demux *dvbdemux = &input->demux;
  708. ret = dvb_register_adapter(adap, "DDBridge", THIS_MODULE,
  709. &input->port->dev->pdev->dev,
  710. adapter_nr);
  711. if (ret < 0) {
  712. printk(KERN_ERR "ddbridge: Could not register adapter."
  713. "Check if you enabled enough adapters in dvb-core!\n");
  714. return ret;
  715. }
  716. input->attached = 1;
  717. ret = my_dvb_dmx_ts_card_init(dvbdemux, "SW demux",
  718. start_feed,
  719. stop_feed, input);
  720. if (ret < 0)
  721. return ret;
  722. input->attached = 2;
  723. ret = my_dvb_dmxdev_ts_card_init(&input->dmxdev, &input->demux,
  724. &input->hw_frontend,
  725. &input->mem_frontend, adap);
  726. if (ret < 0)
  727. return ret;
  728. input->attached = 3;
  729. ret = dvb_net_init(adap, &input->dvbnet, input->dmxdev.demux);
  730. if (ret < 0)
  731. return ret;
  732. input->attached = 4;
  733. input->fe = 0;
  734. switch (port->type) {
  735. case DDB_TUNER_DVBS_ST:
  736. if (demod_attach_stv0900(input, 0) < 0)
  737. return -ENODEV;
  738. if (tuner_attach_stv6110(input, 0) < 0)
  739. return -ENODEV;
  740. if (input->fe) {
  741. if (dvb_register_frontend(adap, input->fe) < 0)
  742. return -ENODEV;
  743. }
  744. break;
  745. case DDB_TUNER_DVBS_ST_AA:
  746. if (demod_attach_stv0900(input, 1) < 0)
  747. return -ENODEV;
  748. if (tuner_attach_stv6110(input, 1) < 0)
  749. return -ENODEV;
  750. if (input->fe) {
  751. if (dvb_register_frontend(adap, input->fe) < 0)
  752. return -ENODEV;
  753. }
  754. break;
  755. case DDB_TUNER_DVBCT_TR:
  756. if (demod_attach_drxk(input) < 0)
  757. return -ENODEV;
  758. if (tuner_attach_tda18271(input) < 0)
  759. return -ENODEV;
  760. if (input->fe) {
  761. if (dvb_register_frontend(adap, input->fe) < 0)
  762. return -ENODEV;
  763. }
  764. if (input->fe2) {
  765. if (dvb_register_frontend(adap, input->fe2) < 0)
  766. return -ENODEV;
  767. input->fe2->tuner_priv = input->fe->tuner_priv;
  768. memcpy(&input->fe2->ops.tuner_ops,
  769. &input->fe->ops.tuner_ops,
  770. sizeof(struct dvb_tuner_ops));
  771. }
  772. break;
  773. }
  774. input->attached = 5;
  775. return 0;
  776. }
  777. /****************************************************************************/
  778. /****************************************************************************/
  779. static ssize_t ts_write(struct file *file, const char *buf,
  780. size_t count, loff_t *ppos)
  781. {
  782. struct dvb_device *dvbdev = file->private_data;
  783. struct ddb_output *output = dvbdev->priv;
  784. size_t left = count;
  785. int stat;
  786. while (left) {
  787. if (ddb_output_free(output) < 188) {
  788. if (file->f_flags & O_NONBLOCK)
  789. break;
  790. if (wait_event_interruptible(
  791. output->wq, ddb_output_free(output) >= 188) < 0)
  792. break;
  793. }
  794. stat = ddb_output_write(output, buf, left);
  795. if (stat < 0)
  796. break;
  797. buf += stat;
  798. left -= stat;
  799. }
  800. return (left == count) ? -EAGAIN : (count - left);
  801. }
  802. static ssize_t ts_read(struct file *file, char *buf,
  803. size_t count, loff_t *ppos)
  804. {
  805. struct dvb_device *dvbdev = file->private_data;
  806. struct ddb_output *output = dvbdev->priv;
  807. struct ddb_input *input = output->port->input[0];
  808. int left, read;
  809. count -= count % 188;
  810. left = count;
  811. while (left) {
  812. if (ddb_input_avail(input) < 188) {
  813. if (file->f_flags & O_NONBLOCK)
  814. break;
  815. if (wait_event_interruptible(
  816. input->wq, ddb_input_avail(input) >= 188) < 0)
  817. break;
  818. }
  819. read = ddb_input_read(input, buf, left);
  820. left -= read;
  821. buf += read;
  822. }
  823. return (left == count) ? -EAGAIN : (count - left);
  824. }
  825. static unsigned int ts_poll(struct file *file, poll_table *wait)
  826. {
  827. /*
  828. struct dvb_device *dvbdev = file->private_data;
  829. struct ddb_output *output = dvbdev->priv;
  830. struct ddb_input *input = output->port->input[0];
  831. */
  832. unsigned int mask = 0;
  833. #if 0
  834. if (data_avail_to_read)
  835. mask |= POLLIN | POLLRDNORM;
  836. if (data_avail_to_write)
  837. mask |= POLLOUT | POLLWRNORM;
  838. poll_wait(file, &read_queue, wait);
  839. poll_wait(file, &write_queue, wait);
  840. #endif
  841. return mask;
  842. }
  843. static const struct file_operations ci_fops = {
  844. .owner = THIS_MODULE,
  845. .read = ts_read,
  846. .write = ts_write,
  847. .open = dvb_generic_open,
  848. .release = dvb_generic_release,
  849. .poll = ts_poll,
  850. .mmap = 0,
  851. };
  852. static struct dvb_device dvbdev_ci = {
  853. .priv = 0,
  854. .readers = -1,
  855. .writers = -1,
  856. .users = -1,
  857. .fops = &ci_fops,
  858. };
  859. /****************************************************************************/
  860. /****************************************************************************/
  861. /****************************************************************************/
  862. static void input_tasklet(unsigned long data)
  863. {
  864. struct ddb_input *input = (struct ddb_input *) data;
  865. struct ddb *dev = input->port->dev;
  866. spin_lock(&input->lock);
  867. if (!input->running) {
  868. spin_unlock(&input->lock);
  869. return;
  870. }
  871. input->stat = ddbreadl(DMA_BUFFER_CURRENT(input->nr));
  872. if (input->port->class == DDB_PORT_TUNER) {
  873. if (4&ddbreadl(DMA_BUFFER_CONTROL(input->nr)))
  874. printk(KERN_ERR "Overflow input %d\n", input->nr);
  875. while (input->cbuf != ((input->stat >> 11) & 0x1f)
  876. || (4&ddbreadl(DMA_BUFFER_CONTROL(input->nr)))) {
  877. dvb_dmx_swfilter_packets(&input->demux,
  878. input->vbuf[input->cbuf],
  879. input->dma_buf_size / 188);
  880. input->cbuf = (input->cbuf + 1) % input->dma_buf_num;
  881. ddbwritel((input->cbuf << 11),
  882. DMA_BUFFER_ACK(input->nr));
  883. input->stat = ddbreadl(DMA_BUFFER_CURRENT(input->nr));
  884. }
  885. }
  886. if (input->port->class == DDB_PORT_CI)
  887. wake_up(&input->wq);
  888. spin_unlock(&input->lock);
  889. }
  890. static void output_tasklet(unsigned long data)
  891. {
  892. struct ddb_output *output = (struct ddb_output *) data;
  893. struct ddb *dev = output->port->dev;
  894. spin_lock(&output->lock);
  895. if (!output->running) {
  896. spin_unlock(&output->lock);
  897. return;
  898. }
  899. output->stat = ddbreadl(DMA_BUFFER_CURRENT(output->nr + 8));
  900. wake_up(&output->wq);
  901. spin_unlock(&output->lock);
  902. }
  903. struct cxd2099_cfg cxd_cfg = {
  904. .bitrate = 62000,
  905. .adr = 0x40,
  906. .polarity = 1,
  907. .clock_mode = 1,
  908. };
  909. static int ddb_ci_attach(struct ddb_port *port)
  910. {
  911. int ret;
  912. ret = dvb_register_adapter(&port->output->adap,
  913. "DDBridge",
  914. THIS_MODULE,
  915. &port->dev->pdev->dev,
  916. adapter_nr);
  917. if (ret < 0)
  918. return ret;
  919. port->en = cxd2099_attach(&cxd_cfg, port, &port->i2c->adap);
  920. if (!port->en) {
  921. dvb_unregister_adapter(&port->output->adap);
  922. return -ENODEV;
  923. }
  924. ddb_input_start(port->input[0]);
  925. ddb_output_start(port->output);
  926. dvb_ca_en50221_init(&port->output->adap,
  927. port->en, 0, 1);
  928. ret = dvb_register_device(&port->output->adap, &port->output->dev,
  929. &dvbdev_ci, (void *) port->output,
  930. DVB_DEVICE_SEC);
  931. return ret;
  932. }
  933. static int ddb_port_attach(struct ddb_port *port)
  934. {
  935. int ret = 0;
  936. switch (port->class) {
  937. case DDB_PORT_TUNER:
  938. ret = dvb_input_attach(port->input[0]);
  939. if (ret < 0)
  940. break;
  941. ret = dvb_input_attach(port->input[1]);
  942. break;
  943. case DDB_PORT_CI:
  944. ret = ddb_ci_attach(port);
  945. break;
  946. default:
  947. break;
  948. }
  949. if (ret < 0)
  950. printk(KERN_ERR "port_attach on port %d failed\n", port->nr);
  951. return ret;
  952. }
  953. static int ddb_ports_attach(struct ddb *dev)
  954. {
  955. int i, ret = 0;
  956. struct ddb_port *port;
  957. for (i = 0; i < dev->info->port_num; i++) {
  958. port = &dev->port[i];
  959. ret = ddb_port_attach(port);
  960. if (ret < 0)
  961. break;
  962. }
  963. return ret;
  964. }
  965. static void ddb_ports_detach(struct ddb *dev)
  966. {
  967. int i;
  968. struct ddb_port *port;
  969. for (i = 0; i < dev->info->port_num; i++) {
  970. port = &dev->port[i];
  971. switch (port->class) {
  972. case DDB_PORT_TUNER:
  973. dvb_input_detach(port->input[0]);
  974. dvb_input_detach(port->input[1]);
  975. break;
  976. case DDB_PORT_CI:
  977. if (port->output->dev)
  978. dvb_unregister_device(port->output->dev);
  979. if (port->en) {
  980. ddb_input_stop(port->input[0]);
  981. ddb_output_stop(port->output);
  982. dvb_ca_en50221_release(port->en);
  983. kfree(port->en);
  984. port->en = 0;
  985. dvb_unregister_adapter(&port->output->adap);
  986. }
  987. break;
  988. }
  989. }
  990. }
  991. /****************************************************************************/
  992. /****************************************************************************/
  993. static int port_has_ci(struct ddb_port *port)
  994. {
  995. u8 val;
  996. return i2c_read_reg(&port->i2c->adap, 0x40, 0, &val) ? 0 : 1;
  997. }
  998. static int port_has_stv0900(struct ddb_port *port)
  999. {
  1000. u8 val;
  1001. if (i2c_read_reg16(&port->i2c->adap, 0x69, 0xf100, &val) < 0)
  1002. return 0;
  1003. return 1;
  1004. }
  1005. static int port_has_stv0900_aa(struct ddb_port *port)
  1006. {
  1007. u8 val;
  1008. if (i2c_read_reg16(&port->i2c->adap, 0x68, 0xf100, &val) < 0)
  1009. return 0;
  1010. return 1;
  1011. }
  1012. static int port_has_drxks(struct ddb_port *port)
  1013. {
  1014. u8 val;
  1015. if (i2c_read(&port->i2c->adap, 0x29, &val) < 0)
  1016. return 0;
  1017. if (i2c_read(&port->i2c->adap, 0x2a, &val) < 0)
  1018. return 0;
  1019. return 1;
  1020. }
  1021. static void ddb_port_probe(struct ddb_port *port)
  1022. {
  1023. struct ddb *dev = port->dev;
  1024. char *modname = "NO MODULE";
  1025. port->class = DDB_PORT_NONE;
  1026. if (port_has_ci(port)) {
  1027. modname = "CI";
  1028. port->class = DDB_PORT_CI;
  1029. ddbwritel(I2C_SPEED_400, port->i2c->regs + I2C_TIMING);
  1030. } else if (port_has_stv0900(port)) {
  1031. modname = "DUAL DVB-S2";
  1032. port->class = DDB_PORT_TUNER;
  1033. port->type = DDB_TUNER_DVBS_ST;
  1034. ddbwritel(I2C_SPEED_100, port->i2c->regs + I2C_TIMING);
  1035. } else if (port_has_stv0900_aa(port)) {
  1036. modname = "DUAL DVB-S2";
  1037. port->class = DDB_PORT_TUNER;
  1038. port->type = DDB_TUNER_DVBS_ST_AA;
  1039. ddbwritel(I2C_SPEED_100, port->i2c->regs + I2C_TIMING);
  1040. } else if (port_has_drxks(port)) {
  1041. modname = "DUAL DVB-C/T";
  1042. port->class = DDB_PORT_TUNER;
  1043. port->type = DDB_TUNER_DVBCT_TR;
  1044. ddbwritel(I2C_SPEED_400, port->i2c->regs + I2C_TIMING);
  1045. }
  1046. printk(KERN_INFO "Port %d (TAB %d): %s\n",
  1047. port->nr, port->nr+1, modname);
  1048. }
  1049. static void ddb_input_init(struct ddb_port *port, int nr)
  1050. {
  1051. struct ddb *dev = port->dev;
  1052. struct ddb_input *input = &dev->input[nr];
  1053. input->nr = nr;
  1054. input->port = port;
  1055. input->dma_buf_num = INPUT_DMA_BUFS;
  1056. input->dma_buf_size = INPUT_DMA_SIZE;
  1057. ddbwritel(0, TS_INPUT_CONTROL(nr));
  1058. ddbwritel(2, TS_INPUT_CONTROL(nr));
  1059. ddbwritel(0, TS_INPUT_CONTROL(nr));
  1060. ddbwritel(0, DMA_BUFFER_ACK(nr));
  1061. tasklet_init(&input->tasklet, input_tasklet, (unsigned long) input);
  1062. spin_lock_init(&input->lock);
  1063. init_waitqueue_head(&input->wq);
  1064. }
  1065. static void ddb_output_init(struct ddb_port *port, int nr)
  1066. {
  1067. struct ddb *dev = port->dev;
  1068. struct ddb_output *output = &dev->output[nr];
  1069. output->nr = nr;
  1070. output->port = port;
  1071. output->dma_buf_num = OUTPUT_DMA_BUFS;
  1072. output->dma_buf_size = OUTPUT_DMA_SIZE;
  1073. ddbwritel(0, TS_OUTPUT_CONTROL(nr));
  1074. ddbwritel(2, TS_OUTPUT_CONTROL(nr));
  1075. ddbwritel(0, TS_OUTPUT_CONTROL(nr));
  1076. tasklet_init(&output->tasklet, output_tasklet, (unsigned long) output);
  1077. init_waitqueue_head(&output->wq);
  1078. }
  1079. static void ddb_ports_init(struct ddb *dev)
  1080. {
  1081. int i;
  1082. struct ddb_port *port;
  1083. for (i = 0; i < dev->info->port_num; i++) {
  1084. port = &dev->port[i];
  1085. port->dev = dev;
  1086. port->nr = i;
  1087. port->i2c = &dev->i2c[i];
  1088. port->input[0] = &dev->input[2 * i];
  1089. port->input[1] = &dev->input[2 * i + 1];
  1090. port->output = &dev->output[i];
  1091. mutex_init(&port->i2c_gate_lock);
  1092. ddb_port_probe(port);
  1093. ddb_input_init(port, 2 * i);
  1094. ddb_input_init(port, 2 * i + 1);
  1095. ddb_output_init(port, i);
  1096. }
  1097. }
  1098. static void ddb_ports_release(struct ddb *dev)
  1099. {
  1100. int i;
  1101. struct ddb_port *port;
  1102. for (i = 0; i < dev->info->port_num; i++) {
  1103. port = &dev->port[i];
  1104. port->dev = dev;
  1105. tasklet_kill(&port->input[0]->tasklet);
  1106. tasklet_kill(&port->input[1]->tasklet);
  1107. tasklet_kill(&port->output->tasklet);
  1108. }
  1109. }
  1110. /****************************************************************************/
  1111. /****************************************************************************/
  1112. /****************************************************************************/
  1113. static void irq_handle_i2c(struct ddb *dev, int n)
  1114. {
  1115. struct ddb_i2c *i2c = &dev->i2c[n];
  1116. i2c->done = 1;
  1117. wake_up(&i2c->wq);
  1118. }
  1119. static irqreturn_t irq_handler(int irq, void *dev_id)
  1120. {
  1121. struct ddb *dev = (struct ddb *) dev_id;
  1122. u32 s = ddbreadl(INTERRUPT_STATUS);
  1123. if (!s)
  1124. return IRQ_NONE;
  1125. do {
  1126. ddbwritel(s, INTERRUPT_ACK);
  1127. if (s & 0x00000001)
  1128. irq_handle_i2c(dev, 0);
  1129. if (s & 0x00000002)
  1130. irq_handle_i2c(dev, 1);
  1131. if (s & 0x00000004)
  1132. irq_handle_i2c(dev, 2);
  1133. if (s & 0x00000008)
  1134. irq_handle_i2c(dev, 3);
  1135. if (s & 0x00000100)
  1136. tasklet_schedule(&dev->input[0].tasklet);
  1137. if (s & 0x00000200)
  1138. tasklet_schedule(&dev->input[1].tasklet);
  1139. if (s & 0x00000400)
  1140. tasklet_schedule(&dev->input[2].tasklet);
  1141. if (s & 0x00000800)
  1142. tasklet_schedule(&dev->input[3].tasklet);
  1143. if (s & 0x00001000)
  1144. tasklet_schedule(&dev->input[4].tasklet);
  1145. if (s & 0x00002000)
  1146. tasklet_schedule(&dev->input[5].tasklet);
  1147. if (s & 0x00004000)
  1148. tasklet_schedule(&dev->input[6].tasklet);
  1149. if (s & 0x00008000)
  1150. tasklet_schedule(&dev->input[7].tasklet);
  1151. if (s & 0x00010000)
  1152. tasklet_schedule(&dev->output[0].tasklet);
  1153. if (s & 0x00020000)
  1154. tasklet_schedule(&dev->output[1].tasklet);
  1155. if (s & 0x00040000)
  1156. tasklet_schedule(&dev->output[2].tasklet);
  1157. if (s & 0x00080000)
  1158. tasklet_schedule(&dev->output[3].tasklet);
  1159. /* if (s & 0x000f0000) printk(KERN_DEBUG "%08x\n", istat); */
  1160. } while ((s = ddbreadl(INTERRUPT_STATUS)));
  1161. return IRQ_HANDLED;
  1162. }
  1163. /******************************************************************************/
  1164. /******************************************************************************/
  1165. /******************************************************************************/
  1166. static int flashio(struct ddb *dev, u8 *wbuf, u32 wlen, u8 *rbuf, u32 rlen)
  1167. {
  1168. u32 data, shift;
  1169. if (wlen > 4)
  1170. ddbwritel(1, SPI_CONTROL);
  1171. while (wlen > 4) {
  1172. /* FIXME: check for big-endian */
  1173. data = swab32(*(u32 *)wbuf);
  1174. wbuf += 4;
  1175. wlen -= 4;
  1176. ddbwritel(data, SPI_DATA);
  1177. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1178. ;
  1179. }
  1180. if (rlen)
  1181. ddbwritel(0x0001 | ((wlen << (8 + 3)) & 0x1f00), SPI_CONTROL);
  1182. else
  1183. ddbwritel(0x0003 | ((wlen << (8 + 3)) & 0x1f00), SPI_CONTROL);
  1184. data = 0;
  1185. shift = ((4 - wlen) * 8);
  1186. while (wlen) {
  1187. data <<= 8;
  1188. data |= *wbuf;
  1189. wlen--;
  1190. wbuf++;
  1191. }
  1192. if (shift)
  1193. data <<= shift;
  1194. ddbwritel(data, SPI_DATA);
  1195. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1196. ;
  1197. if (!rlen) {
  1198. ddbwritel(0, SPI_CONTROL);
  1199. return 0;
  1200. }
  1201. if (rlen > 4)
  1202. ddbwritel(1, SPI_CONTROL);
  1203. while (rlen > 4) {
  1204. ddbwritel(0xffffffff, SPI_DATA);
  1205. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1206. ;
  1207. data = ddbreadl(SPI_DATA);
  1208. *(u32 *) rbuf = swab32(data);
  1209. rbuf += 4;
  1210. rlen -= 4;
  1211. }
  1212. ddbwritel(0x0003 | ((rlen << (8 + 3)) & 0x1F00), SPI_CONTROL);
  1213. ddbwritel(0xffffffff, SPI_DATA);
  1214. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1215. ;
  1216. data = ddbreadl(SPI_DATA);
  1217. ddbwritel(0, SPI_CONTROL);
  1218. if (rlen < 4)
  1219. data <<= ((4 - rlen) * 8);
  1220. while (rlen > 0) {
  1221. *rbuf = ((data >> 24) & 0xff);
  1222. data <<= 8;
  1223. rbuf++;
  1224. rlen--;
  1225. }
  1226. return 0;
  1227. }
  1228. #define DDB_MAGIC 'd'
  1229. struct ddb_flashio {
  1230. __u8 *write_buf;
  1231. __u32 write_len;
  1232. __u8 *read_buf;
  1233. __u32 read_len;
  1234. };
  1235. #define IOCTL_DDB_FLASHIO _IOWR(DDB_MAGIC, 0x00, struct ddb_flashio)
  1236. #define DDB_NAME "ddbridge"
  1237. static u32 ddb_num;
  1238. static struct ddb *ddbs[32];
  1239. static struct class *ddb_class;
  1240. static int ddb_major;
  1241. static int ddb_open(struct inode *inode, struct file *file)
  1242. {
  1243. struct ddb *dev = ddbs[iminor(inode)];
  1244. file->private_data = dev;
  1245. return 0;
  1246. }
  1247. static long ddb_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
  1248. {
  1249. struct ddb *dev = file->private_data;
  1250. void *parg = (void *)arg;
  1251. int res = -EFAULT;
  1252. switch (cmd) {
  1253. case IOCTL_DDB_FLASHIO:
  1254. {
  1255. struct ddb_flashio fio;
  1256. u8 *rbuf, *wbuf;
  1257. if (copy_from_user(&fio, parg, sizeof(fio)))
  1258. break;
  1259. if (fio.write_len + fio.read_len > 1028) {
  1260. printk(KERN_ERR "IOBUF too small\n");
  1261. return -ENOMEM;
  1262. }
  1263. wbuf = &dev->iobuf[0];
  1264. if (!wbuf)
  1265. return -ENOMEM;
  1266. rbuf = wbuf + fio.write_len;
  1267. if (copy_from_user(wbuf, fio.write_buf, fio.write_len)) {
  1268. vfree(wbuf);
  1269. break;
  1270. }
  1271. res = flashio(dev, wbuf, fio.write_len,
  1272. rbuf, fio.read_len);
  1273. if (copy_to_user(fio.read_buf, rbuf, fio.read_len))
  1274. res = -EFAULT;
  1275. break;
  1276. }
  1277. default:
  1278. break;
  1279. }
  1280. return res;
  1281. }
  1282. static const struct file_operations ddb_fops = {
  1283. .unlocked_ioctl = ddb_ioctl,
  1284. .open = ddb_open,
  1285. };
  1286. static char *ddb_devnode(struct device *device, mode_t *mode)
  1287. {
  1288. struct ddb *dev = dev_get_drvdata(device);
  1289. return kasprintf(GFP_KERNEL, "ddbridge/card%d", dev->nr);
  1290. }
  1291. static int ddb_class_create(void)
  1292. {
  1293. ddb_major = register_chrdev(0, DDB_NAME, &ddb_fops);
  1294. if (ddb_major < 0)
  1295. return ddb_major;
  1296. ddb_class = class_create(THIS_MODULE, DDB_NAME);
  1297. if (IS_ERR(ddb_class)) {
  1298. unregister_chrdev(ddb_major, DDB_NAME);
  1299. return -1;
  1300. }
  1301. ddb_class->devnode = ddb_devnode;
  1302. return 0;
  1303. }
  1304. static void ddb_class_destroy(void)
  1305. {
  1306. class_destroy(ddb_class);
  1307. unregister_chrdev(ddb_major, DDB_NAME);
  1308. }
  1309. static int ddb_device_create(struct ddb *dev)
  1310. {
  1311. dev->nr = ddb_num++;
  1312. dev->ddb_dev = device_create(ddb_class, NULL,
  1313. MKDEV(ddb_major, dev->nr),
  1314. dev, "ddbridge%d", dev->nr);
  1315. ddbs[dev->nr] = dev;
  1316. if (IS_ERR(dev->ddb_dev))
  1317. return -1;
  1318. return 0;
  1319. }
  1320. static void ddb_device_destroy(struct ddb *dev)
  1321. {
  1322. ddb_num--;
  1323. if (IS_ERR(dev->ddb_dev))
  1324. return;
  1325. device_destroy(ddb_class, MKDEV(ddb_major, 0));
  1326. }
  1327. /****************************************************************************/
  1328. /****************************************************************************/
  1329. /****************************************************************************/
  1330. static void ddb_unmap(struct ddb *dev)
  1331. {
  1332. if (dev->regs)
  1333. iounmap(dev->regs);
  1334. vfree(dev);
  1335. }
  1336. static void __devexit ddb_remove(struct pci_dev *pdev)
  1337. {
  1338. struct ddb *dev = (struct ddb *) pci_get_drvdata(pdev);
  1339. ddb_ports_detach(dev);
  1340. ddb_i2c_release(dev);
  1341. ddbwritel(0, INTERRUPT_ENABLE);
  1342. free_irq(dev->pdev->irq, dev);
  1343. #ifdef CONFIG_PCI_MSI
  1344. if (dev->msi)
  1345. pci_disable_msi(dev->pdev);
  1346. #endif
  1347. ddb_ports_release(dev);
  1348. ddb_buffers_free(dev);
  1349. ddb_device_destroy(dev);
  1350. ddb_unmap(dev);
  1351. pci_set_drvdata(pdev, 0);
  1352. pci_disable_device(pdev);
  1353. }
  1354. static int __devinit ddb_probe(struct pci_dev *pdev,
  1355. const struct pci_device_id *id)
  1356. {
  1357. struct ddb *dev;
  1358. int stat = 0;
  1359. int irq_flag = IRQF_SHARED;
  1360. if (pci_enable_device(pdev) < 0)
  1361. return -ENODEV;
  1362. dev = vmalloc(sizeof(struct ddb));
  1363. if (dev == NULL)
  1364. return -ENOMEM;
  1365. memset(dev, 0, sizeof(struct ddb));
  1366. dev->pdev = pdev;
  1367. pci_set_drvdata(pdev, dev);
  1368. dev->info = (struct ddb_info *) id->driver_data;
  1369. printk(KERN_INFO "DDBridge driver detected: %s\n", dev->info->name);
  1370. dev->regs = ioremap(pci_resource_start(dev->pdev, 0),
  1371. pci_resource_len(dev->pdev, 0));
  1372. if (!dev->regs) {
  1373. stat = -ENOMEM;
  1374. goto fail;
  1375. }
  1376. printk(KERN_INFO "HW %08x FW %08x\n", ddbreadl(0), ddbreadl(4));
  1377. #ifdef CONFIG_PCI_MSI
  1378. if (pci_msi_enabled())
  1379. stat = pci_enable_msi(dev->pdev);
  1380. if (stat) {
  1381. printk(KERN_INFO ": MSI not available.\n");
  1382. } else {
  1383. irq_flag = 0;
  1384. dev->msi = 1;
  1385. }
  1386. #endif
  1387. stat = request_irq(dev->pdev->irq, irq_handler,
  1388. irq_flag, "DDBridge", (void *) dev);
  1389. if (stat < 0)
  1390. goto fail1;
  1391. ddbwritel(0, DMA_BASE_WRITE);
  1392. ddbwritel(0, DMA_BASE_READ);
  1393. ddbwritel(0xffffffff, INTERRUPT_ACK);
  1394. ddbwritel(0xfff0f, INTERRUPT_ENABLE);
  1395. ddbwritel(0, MSI1_ENABLE);
  1396. if (ddb_i2c_init(dev) < 0)
  1397. goto fail1;
  1398. ddb_ports_init(dev);
  1399. if (ddb_buffers_alloc(dev) < 0) {
  1400. printk(KERN_INFO ": Could not allocate buffer memory\n");
  1401. goto fail2;
  1402. }
  1403. if (ddb_ports_attach(dev) < 0)
  1404. goto fail3;
  1405. ddb_device_create(dev);
  1406. return 0;
  1407. fail3:
  1408. ddb_ports_detach(dev);
  1409. printk(KERN_ERR "fail3\n");
  1410. ddb_ports_release(dev);
  1411. fail2:
  1412. printk(KERN_ERR "fail2\n");
  1413. ddb_buffers_free(dev);
  1414. fail1:
  1415. printk(KERN_ERR "fail1\n");
  1416. if (dev->msi)
  1417. pci_disable_msi(dev->pdev);
  1418. free_irq(dev->pdev->irq, dev);
  1419. fail:
  1420. printk(KERN_ERR "fail\n");
  1421. ddb_unmap(dev);
  1422. pci_set_drvdata(pdev, 0);
  1423. pci_disable_device(pdev);
  1424. return -1;
  1425. }
  1426. /******************************************************************************/
  1427. /******************************************************************************/
  1428. /******************************************************************************/
  1429. static struct ddb_info ddb_none = {
  1430. .type = DDB_NONE,
  1431. .name = "Digital Devices PCIe bridge",
  1432. };
  1433. static struct ddb_info ddb_octopus = {
  1434. .type = DDB_OCTOPUS,
  1435. .name = "Digital Devices Octopus DVB adapter",
  1436. .port_num = 4,
  1437. };
  1438. static struct ddb_info ddb_octopus_le = {
  1439. .type = DDB_OCTOPUS,
  1440. .name = "Digital Devices Octopus LE DVB adapter",
  1441. .port_num = 2,
  1442. };
  1443. static struct ddb_info ddb_v6 = {
  1444. .type = DDB_OCTOPUS,
  1445. .name = "Digital Devices Cine S2 V6 DVB adapter",
  1446. .port_num = 3,
  1447. };
  1448. #define DDVID 0xdd01 /* Digital Devices Vendor ID */
  1449. #define DDB_ID(_vend, _dev, _subvend, _subdev, _driverdata) { \
  1450. .vendor = _vend, .device = _dev, \
  1451. .subvendor = _subvend, .subdevice = _subdev, \
  1452. .driver_data = (unsigned long)&_driverdata }
  1453. static const struct pci_device_id ddb_id_tbl[] __devinitdata = {
  1454. DDB_ID(DDVID, 0x0002, DDVID, 0x0001, ddb_octopus),
  1455. DDB_ID(DDVID, 0x0003, DDVID, 0x0001, ddb_octopus),
  1456. DDB_ID(DDVID, 0x0003, DDVID, 0x0002, ddb_octopus_le),
  1457. DDB_ID(DDVID, 0x0003, DDVID, 0x0010, ddb_octopus),
  1458. DDB_ID(DDVID, 0x0003, DDVID, 0x0020, ddb_v6),
  1459. /* in case sub-ids got deleted in flash */
  1460. DDB_ID(DDVID, 0x0003, PCI_ANY_ID, PCI_ANY_ID, ddb_none),
  1461. {0}
  1462. };
  1463. MODULE_DEVICE_TABLE(pci, ddb_id_tbl);
  1464. static struct pci_driver ddb_pci_driver = {
  1465. .name = "DDBridge",
  1466. .id_table = ddb_id_tbl,
  1467. .probe = ddb_probe,
  1468. .remove = ddb_remove,
  1469. };
  1470. static __init int module_init_ddbridge(void)
  1471. {
  1472. printk(KERN_INFO "Digital Devices PCIE bridge driver, "
  1473. "Copyright (C) 2010-11 Digital Devices GmbH\n");
  1474. if (ddb_class_create())
  1475. return -1;
  1476. return pci_register_driver(&ddb_pci_driver);
  1477. }
  1478. static __exit void module_exit_ddbridge(void)
  1479. {
  1480. pci_unregister_driver(&ddb_pci_driver);
  1481. ddb_class_destroy();
  1482. }
  1483. module_init(module_init_ddbridge);
  1484. module_exit(module_exit_ddbridge);
  1485. MODULE_DESCRIPTION("Digital Devices PCIe Bridge");
  1486. MODULE_AUTHOR("Ralph Metzler");
  1487. MODULE_LICENSE("GPL");
  1488. MODULE_VERSION("0.5");