omap2430.dtsi 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
  1. /*
  2. * Device Tree Source for OMAP243x SoC
  3. *
  4. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. /include/ "omap2.dtsi"
  11. / {
  12. compatible = "ti,omap2430", "ti,omap2";
  13. ocp {
  14. counter32k: counter@49020000 {
  15. compatible = "ti,omap-counter32k";
  16. reg = <0x49020000 0x20>;
  17. ti,hwmods = "counter_32k";
  18. };
  19. omap2430_pmx: pinmux@49002030 {
  20. compatible = "ti,omap2430-padconf", "pinctrl-single";
  21. reg = <0x49002030 0x0154>;
  22. #address-cells = <1>;
  23. #size-cells = <0>;
  24. pinctrl-single,register-width = <8>;
  25. pinctrl-single,function-mask = <0x3f>;
  26. };
  27. gpio1: gpio@4900c000 {
  28. compatible = "ti,omap2-gpio";
  29. reg = <0x4900c000 0x200>;
  30. interrupts = <29>;
  31. ti,hwmods = "gpio1";
  32. #gpio-cells = <2>;
  33. gpio-controller;
  34. #interrupt-cells = <2>;
  35. interrupt-controller;
  36. };
  37. gpio2: gpio@4900e000 {
  38. compatible = "ti,omap2-gpio";
  39. reg = <0x4900e000 0x200>;
  40. interrupts = <30>;
  41. ti,hwmods = "gpio2";
  42. #gpio-cells = <2>;
  43. gpio-controller;
  44. #interrupt-cells = <2>;
  45. interrupt-controller;
  46. };
  47. gpio3: gpio@49010000 {
  48. compatible = "ti,omap2-gpio";
  49. reg = <0x49010000 0x200>;
  50. interrupts = <31>;
  51. ti,hwmods = "gpio3";
  52. #gpio-cells = <2>;
  53. gpio-controller;
  54. #interrupt-cells = <2>;
  55. interrupt-controller;
  56. };
  57. gpio4: gpio@49012000 {
  58. compatible = "ti,omap2-gpio";
  59. reg = <0x49012000 0x200>;
  60. interrupts = <32>;
  61. ti,hwmods = "gpio4";
  62. #gpio-cells = <2>;
  63. gpio-controller;
  64. #interrupt-cells = <2>;
  65. interrupt-controller;
  66. };
  67. gpio5: gpio@480b6000 {
  68. compatible = "ti,omap2-gpio";
  69. reg = <0x480b6000 0x200>;
  70. interrupts = <33>;
  71. ti,hwmods = "gpio5";
  72. #gpio-cells = <2>;
  73. gpio-controller;
  74. #interrupt-cells = <2>;
  75. interrupt-controller;
  76. };
  77. gpmc: gpmc@6e000000 {
  78. compatible = "ti,omap2430-gpmc";
  79. reg = <0x6e000000 0x1000>;
  80. #address-cells = <2>;
  81. #size-cells = <1>;
  82. interrupts = <20>;
  83. gpmc,num-cs = <8>;
  84. gpmc,num-waitpins = <4>;
  85. ti,hwmods = "gpmc";
  86. };
  87. mcbsp1: mcbsp@48074000 {
  88. compatible = "ti,omap2430-mcbsp";
  89. reg = <0x48074000 0xff>;
  90. reg-names = "mpu";
  91. interrupts = <64>, /* OCP compliant interrupt */
  92. <59>, /* TX interrupt */
  93. <60>, /* RX interrupt */
  94. <61>; /* RX overflow interrupt */
  95. interrupt-names = "common", "tx", "rx", "rx_overflow";
  96. ti,buffer-size = <128>;
  97. ti,hwmods = "mcbsp1";
  98. dmas = <&sdma 31>,
  99. <&sdma 32>;
  100. dma-names = "tx", "rx";
  101. };
  102. mcbsp2: mcbsp@48076000 {
  103. compatible = "ti,omap2430-mcbsp";
  104. reg = <0x48076000 0xff>;
  105. reg-names = "mpu";
  106. interrupts = <16>, /* OCP compliant interrupt */
  107. <62>, /* TX interrupt */
  108. <63>; /* RX interrupt */
  109. interrupt-names = "common", "tx", "rx";
  110. ti,buffer-size = <128>;
  111. ti,hwmods = "mcbsp2";
  112. dmas = <&sdma 33>,
  113. <&sdma 34>;
  114. dma-names = "tx", "rx";
  115. };
  116. mcbsp3: mcbsp@4808c000 {
  117. compatible = "ti,omap2430-mcbsp";
  118. reg = <0x4808c000 0xff>;
  119. reg-names = "mpu";
  120. interrupts = <17>, /* OCP compliant interrupt */
  121. <89>, /* TX interrupt */
  122. <90>; /* RX interrupt */
  123. interrupt-names = "common", "tx", "rx";
  124. ti,buffer-size = <128>;
  125. ti,hwmods = "mcbsp3";
  126. dmas = <&sdma 17>,
  127. <&sdma 18>;
  128. dma-names = "tx", "rx";
  129. };
  130. mcbsp4: mcbsp@4808e000 {
  131. compatible = "ti,omap2430-mcbsp";
  132. reg = <0x4808e000 0xff>;
  133. reg-names = "mpu";
  134. interrupts = <18>, /* OCP compliant interrupt */
  135. <54>, /* TX interrupt */
  136. <55>; /* RX interrupt */
  137. interrupt-names = "common", "tx", "rx";
  138. ti,buffer-size = <128>;
  139. ti,hwmods = "mcbsp4";
  140. dmas = <&sdma 19>,
  141. <&sdma 20>;
  142. dma-names = "tx", "rx";
  143. };
  144. mcbsp5: mcbsp@48096000 {
  145. compatible = "ti,omap2430-mcbsp";
  146. reg = <0x48096000 0xff>;
  147. reg-names = "mpu";
  148. interrupts = <19>, /* OCP compliant interrupt */
  149. <81>, /* TX interrupt */
  150. <82>; /* RX interrupt */
  151. interrupt-names = "common", "tx", "rx";
  152. ti,buffer-size = <128>;
  153. ti,hwmods = "mcbsp5";
  154. dmas = <&sdma 21>,
  155. <&sdma 22>;
  156. dma-names = "tx", "rx";
  157. };
  158. timer1: timer@49018000 {
  159. compatible = "ti,omap2-timer";
  160. reg = <0x49018000 0x400>;
  161. interrupts = <37>;
  162. ti,hwmods = "timer1";
  163. ti,timer-alwon;
  164. };
  165. };
  166. };