spear310.dtsi 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. /*
  2. * DTS file for SPEAr310 SoC
  3. *
  4. * Copyright 2012 Viresh Kumar <viresh.linux@gmail.com>
  5. *
  6. * The code contained herein is licensed under the GNU General Public
  7. * License. You may obtain a copy of the GNU General Public License
  8. * Version 2 or later at the following locations:
  9. *
  10. * http://www.opensource.org/licenses/gpl-license.html
  11. * http://www.gnu.org/copyleft/gpl.html
  12. */
  13. /include/ "spear3xx.dtsi"
  14. / {
  15. ahb {
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. compatible = "simple-bus";
  19. ranges = <0x40000000 0x40000000 0x10000000
  20. 0xb0000000 0xb0000000 0x10000000
  21. 0xd0000000 0xd0000000 0x30000000>;
  22. pinmux: pinmux@b4000000 {
  23. compatible = "st,spear310-pinmux";
  24. reg = <0xb4000000 0x1000>;
  25. #gpio-range-cells = <2>;
  26. };
  27. fsmc: flash@44000000 {
  28. compatible = "st,spear600-fsmc-nand";
  29. #address-cells = <1>;
  30. #size-cells = <1>;
  31. reg = <0x44000000 0x1000 /* FSMC Register */
  32. 0x40000000 0x0010>; /* NAND Base */
  33. reg-names = "fsmc_regs", "nand_data";
  34. st,ale-off = <0x10000>;
  35. st,cle-off = <0x20000>;
  36. status = "disabled";
  37. };
  38. apb {
  39. #address-cells = <1>;
  40. #size-cells = <1>;
  41. compatible = "simple-bus";
  42. ranges = <0xb0000000 0xb0000000 0x10000000
  43. 0xd0000000 0xd0000000 0x30000000>;
  44. serial@b2000000 {
  45. compatible = "arm,pl011", "arm,primecell";
  46. reg = <0xb2000000 0x1000>;
  47. status = "disabled";
  48. };
  49. serial@b2080000 {
  50. compatible = "arm,pl011", "arm,primecell";
  51. reg = <0xb2080000 0x1000>;
  52. status = "disabled";
  53. };
  54. serial@b2100000 {
  55. compatible = "arm,pl011", "arm,primecell";
  56. reg = <0xb2100000 0x1000>;
  57. status = "disabled";
  58. };
  59. serial@b2180000 {
  60. compatible = "arm,pl011", "arm,primecell";
  61. reg = <0xb2180000 0x1000>;
  62. status = "disabled";
  63. };
  64. serial@b2200000 {
  65. compatible = "arm,pl011", "arm,primecell";
  66. reg = <0xb2200000 0x1000>;
  67. status = "disabled";
  68. };
  69. gpiopinctrl: gpio@b4000000 {
  70. compatible = "st,spear-plgpio";
  71. reg = <0xb4000000 0x1000>;
  72. #interrupt-cells = <1>;
  73. interrupt-controller;
  74. gpio-controller;
  75. #gpio-cells = <2>;
  76. gpio-ranges = <&pinmux 0 102>;
  77. status = "disabled";
  78. st-plgpio,ngpio = <102>;
  79. st-plgpio,enb-reg = <0x10>;
  80. st-plgpio,wdata-reg = <0x20>;
  81. st-plgpio,dir-reg = <0x30>;
  82. st-plgpio,ie-reg = <0x50>;
  83. st-plgpio,rdata-reg = <0x40>;
  84. st-plgpio,mis-reg = <0x60>;
  85. };
  86. };
  87. };
  88. };