iwl-agn.c 106 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  30. #include <linux/kernel.h>
  31. #include <linux/module.h>
  32. #include <linux/init.h>
  33. #include <linux/slab.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/sched.h>
  37. #include <linux/skbuff.h>
  38. #include <linux/netdevice.h>
  39. #include <linux/wireless.h>
  40. #include <linux/firmware.h>
  41. #include <linux/etherdevice.h>
  42. #include <linux/if_arp.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #include "iwl-eeprom.h"
  46. #include "iwl-dev.h"
  47. #include "iwl-core.h"
  48. #include "iwl-io.h"
  49. #include "iwl-helpers.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-agn-calib.h"
  52. #include "iwl-agn.h"
  53. #include "iwl-pci.h"
  54. #include "iwl-trans.h"
  55. /******************************************************************************
  56. *
  57. * module boiler plate
  58. *
  59. ******************************************************************************/
  60. /*
  61. * module name, copyright, version, etc.
  62. */
  63. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  64. #ifdef CONFIG_IWLWIFI_DEBUG
  65. #define VD "d"
  66. #else
  67. #define VD
  68. #endif
  69. #define DRV_VERSION IWLWIFI_VERSION VD
  70. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  71. MODULE_VERSION(DRV_VERSION);
  72. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  73. MODULE_LICENSE("GPL");
  74. static int iwlagn_ant_coupling;
  75. static bool iwlagn_bt_ch_announce = 1;
  76. void iwl_update_chain_flags(struct iwl_priv *priv)
  77. {
  78. struct iwl_rxon_context *ctx;
  79. for_each_context(priv, ctx) {
  80. iwlagn_set_rxon_chain(priv, ctx);
  81. if (ctx->active.rx_chain != ctx->staging.rx_chain)
  82. iwlagn_commit_rxon(priv, ctx);
  83. }
  84. }
  85. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  86. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  87. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  88. u8 *beacon, u32 frame_size)
  89. {
  90. u16 tim_idx;
  91. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  92. /*
  93. * The index is relative to frame start but we start looking at the
  94. * variable-length part of the beacon.
  95. */
  96. tim_idx = mgmt->u.beacon.variable - beacon;
  97. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  98. while ((tim_idx < (frame_size - 2)) &&
  99. (beacon[tim_idx] != WLAN_EID_TIM))
  100. tim_idx += beacon[tim_idx+1] + 2;
  101. /* If TIM field was found, set variables */
  102. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  103. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  104. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  105. } else
  106. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  107. }
  108. int iwlagn_send_beacon_cmd(struct iwl_priv *priv)
  109. {
  110. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  111. struct iwl_host_cmd cmd = {
  112. .id = REPLY_TX_BEACON,
  113. .flags = CMD_SYNC,
  114. };
  115. struct ieee80211_tx_info *info;
  116. u32 frame_size;
  117. u32 rate_flags;
  118. u32 rate;
  119. /*
  120. * We have to set up the TX command, the TX Beacon command, and the
  121. * beacon contents.
  122. */
  123. lockdep_assert_held(&priv->mutex);
  124. if (!priv->beacon_ctx) {
  125. IWL_ERR(priv, "trying to build beacon w/o beacon context!\n");
  126. return 0;
  127. }
  128. if (WARN_ON(!priv->beacon_skb))
  129. return -EINVAL;
  130. /* Allocate beacon command */
  131. if (!priv->beacon_cmd)
  132. priv->beacon_cmd = kzalloc(sizeof(*tx_beacon_cmd), GFP_KERNEL);
  133. tx_beacon_cmd = priv->beacon_cmd;
  134. if (!tx_beacon_cmd)
  135. return -ENOMEM;
  136. frame_size = priv->beacon_skb->len;
  137. /* Set up TX command fields */
  138. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  139. tx_beacon_cmd->tx.sta_id = priv->beacon_ctx->bcast_sta_id;
  140. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  141. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  142. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  143. /* Set up TX beacon command fields */
  144. iwl_set_beacon_tim(priv, tx_beacon_cmd, priv->beacon_skb->data,
  145. frame_size);
  146. /* Set up packet rate and flags */
  147. info = IEEE80211_SKB_CB(priv->beacon_skb);
  148. /*
  149. * Let's set up the rate at least somewhat correctly;
  150. * it will currently not actually be used by the uCode,
  151. * it uses the broadcast station's rate instead.
  152. */
  153. if (info->control.rates[0].idx < 0 ||
  154. info->control.rates[0].flags & IEEE80211_TX_RC_MCS)
  155. rate = 0;
  156. else
  157. rate = info->control.rates[0].idx;
  158. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant,
  159. priv->hw_params.valid_tx_ant);
  160. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  161. /* In mac80211, rates for 5 GHz start at 0 */
  162. if (info->band == IEEE80211_BAND_5GHZ)
  163. rate += IWL_FIRST_OFDM_RATE;
  164. else if (rate >= IWL_FIRST_CCK_RATE && rate <= IWL_LAST_CCK_RATE)
  165. rate_flags |= RATE_MCS_CCK_MSK;
  166. tx_beacon_cmd->tx.rate_n_flags =
  167. iwl_hw_set_rate_n_flags(rate, rate_flags);
  168. /* Submit command */
  169. cmd.len[0] = sizeof(*tx_beacon_cmd);
  170. cmd.data[0] = tx_beacon_cmd;
  171. cmd.dataflags[0] = IWL_HCMD_DFL_NOCOPY;
  172. cmd.len[1] = frame_size;
  173. cmd.data[1] = priv->beacon_skb->data;
  174. cmd.dataflags[1] = IWL_HCMD_DFL_NOCOPY;
  175. return trans_send_cmd(priv, &cmd);
  176. }
  177. static void iwl_bg_beacon_update(struct work_struct *work)
  178. {
  179. struct iwl_priv *priv =
  180. container_of(work, struct iwl_priv, beacon_update);
  181. struct sk_buff *beacon;
  182. mutex_lock(&priv->mutex);
  183. if (!priv->beacon_ctx) {
  184. IWL_ERR(priv, "updating beacon w/o beacon context!\n");
  185. goto out;
  186. }
  187. if (priv->beacon_ctx->vif->type != NL80211_IFTYPE_AP) {
  188. /*
  189. * The ucode will send beacon notifications even in
  190. * IBSS mode, but we don't want to process them. But
  191. * we need to defer the type check to here due to
  192. * requiring locking around the beacon_ctx access.
  193. */
  194. goto out;
  195. }
  196. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  197. beacon = ieee80211_beacon_get(priv->hw, priv->beacon_ctx->vif);
  198. if (!beacon) {
  199. IWL_ERR(priv, "update beacon failed -- keeping old\n");
  200. goto out;
  201. }
  202. /* new beacon skb is allocated every time; dispose previous.*/
  203. dev_kfree_skb(priv->beacon_skb);
  204. priv->beacon_skb = beacon;
  205. iwlagn_send_beacon_cmd(priv);
  206. out:
  207. mutex_unlock(&priv->mutex);
  208. }
  209. static void iwl_bg_bt_runtime_config(struct work_struct *work)
  210. {
  211. struct iwl_priv *priv =
  212. container_of(work, struct iwl_priv, bt_runtime_config);
  213. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  214. return;
  215. /* dont send host command if rf-kill is on */
  216. if (!iwl_is_ready_rf(priv))
  217. return;
  218. iwlagn_send_advance_bt_config(priv);
  219. }
  220. static void iwl_bg_bt_full_concurrency(struct work_struct *work)
  221. {
  222. struct iwl_priv *priv =
  223. container_of(work, struct iwl_priv, bt_full_concurrency);
  224. struct iwl_rxon_context *ctx;
  225. mutex_lock(&priv->mutex);
  226. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  227. goto out;
  228. /* dont send host command if rf-kill is on */
  229. if (!iwl_is_ready_rf(priv))
  230. goto out;
  231. IWL_DEBUG_INFO(priv, "BT coex in %s mode\n",
  232. priv->bt_full_concurrent ?
  233. "full concurrency" : "3-wire");
  234. /*
  235. * LQ & RXON updated cmds must be sent before BT Config cmd
  236. * to avoid 3-wire collisions
  237. */
  238. for_each_context(priv, ctx) {
  239. iwlagn_set_rxon_chain(priv, ctx);
  240. iwlagn_commit_rxon(priv, ctx);
  241. }
  242. iwlagn_send_advance_bt_config(priv);
  243. out:
  244. mutex_unlock(&priv->mutex);
  245. }
  246. /**
  247. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  248. *
  249. * This callback is provided in order to send a statistics request.
  250. *
  251. * This timer function is continually reset to execute within
  252. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  253. * was received. We need to ensure we receive the statistics in order
  254. * to update the temperature used for calibrating the TXPOWER.
  255. */
  256. static void iwl_bg_statistics_periodic(unsigned long data)
  257. {
  258. struct iwl_priv *priv = (struct iwl_priv *)data;
  259. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  260. return;
  261. /* dont send host command if rf-kill is on */
  262. if (!iwl_is_ready_rf(priv))
  263. return;
  264. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  265. }
  266. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  267. u32 start_idx, u32 num_events,
  268. u32 mode)
  269. {
  270. u32 i;
  271. u32 ptr; /* SRAM byte address of log data */
  272. u32 ev, time, data; /* event log data */
  273. unsigned long reg_flags;
  274. if (mode == 0)
  275. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  276. else
  277. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  278. /* Make sure device is powered up for SRAM reads */
  279. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  280. if (iwl_grab_nic_access(priv)) {
  281. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  282. return;
  283. }
  284. /* Set starting address; reads will auto-increment */
  285. iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr);
  286. rmb();
  287. /*
  288. * "time" is actually "data" for mode 0 (no timestamp).
  289. * place event id # at far right for easier visual parsing.
  290. */
  291. for (i = 0; i < num_events; i++) {
  292. ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  293. time = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  294. if (mode == 0) {
  295. trace_iwlwifi_dev_ucode_cont_event(priv,
  296. 0, time, ev);
  297. } else {
  298. data = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  299. trace_iwlwifi_dev_ucode_cont_event(priv,
  300. time, data, ev);
  301. }
  302. }
  303. /* Allow device to power down */
  304. iwl_release_nic_access(priv);
  305. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  306. }
  307. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  308. {
  309. u32 capacity; /* event log capacity in # entries */
  310. u32 base; /* SRAM byte address of event log header */
  311. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  312. u32 num_wraps; /* # times uCode wrapped to top of log */
  313. u32 next_entry; /* index of next entry to be written by uCode */
  314. base = priv->device_pointers.error_event_table;
  315. if (iwlagn_hw_valid_rtc_data_addr(base)) {
  316. capacity = iwl_read_targ_mem(priv, base);
  317. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  318. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  319. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  320. } else
  321. return;
  322. if (num_wraps == priv->event_log.num_wraps) {
  323. iwl_print_cont_event_trace(priv,
  324. base, priv->event_log.next_entry,
  325. next_entry - priv->event_log.next_entry,
  326. mode);
  327. priv->event_log.non_wraps_count++;
  328. } else {
  329. if ((num_wraps - priv->event_log.num_wraps) > 1)
  330. priv->event_log.wraps_more_count++;
  331. else
  332. priv->event_log.wraps_once_count++;
  333. trace_iwlwifi_dev_ucode_wrap_event(priv,
  334. num_wraps - priv->event_log.num_wraps,
  335. next_entry, priv->event_log.next_entry);
  336. if (next_entry < priv->event_log.next_entry) {
  337. iwl_print_cont_event_trace(priv, base,
  338. priv->event_log.next_entry,
  339. capacity - priv->event_log.next_entry,
  340. mode);
  341. iwl_print_cont_event_trace(priv, base, 0,
  342. next_entry, mode);
  343. } else {
  344. iwl_print_cont_event_trace(priv, base,
  345. next_entry, capacity - next_entry,
  346. mode);
  347. iwl_print_cont_event_trace(priv, base, 0,
  348. next_entry, mode);
  349. }
  350. }
  351. priv->event_log.num_wraps = num_wraps;
  352. priv->event_log.next_entry = next_entry;
  353. }
  354. /**
  355. * iwl_bg_ucode_trace - Timer callback to log ucode event
  356. *
  357. * The timer is continually set to execute every
  358. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  359. * this function is to perform continuous uCode event logging operation
  360. * if enabled
  361. */
  362. static void iwl_bg_ucode_trace(unsigned long data)
  363. {
  364. struct iwl_priv *priv = (struct iwl_priv *)data;
  365. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  366. return;
  367. if (priv->event_log.ucode_trace) {
  368. iwl_continuous_event_trace(priv);
  369. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  370. mod_timer(&priv->ucode_trace,
  371. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  372. }
  373. }
  374. static void iwl_bg_tx_flush(struct work_struct *work)
  375. {
  376. struct iwl_priv *priv =
  377. container_of(work, struct iwl_priv, tx_flush);
  378. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  379. return;
  380. /* do nothing if rf-kill is on */
  381. if (!iwl_is_ready_rf(priv))
  382. return;
  383. IWL_DEBUG_INFO(priv, "device request: flush all tx frames\n");
  384. iwlagn_dev_txfifo_flush(priv, IWL_DROP_ALL);
  385. }
  386. /**
  387. * iwl_rx_handle - Main entry function for receiving responses from uCode
  388. *
  389. * Uses the priv->rx_handlers callback function array to invoke
  390. * the appropriate handlers, including command responses,
  391. * frame-received notifications, and other notifications.
  392. */
  393. static void iwl_rx_handle(struct iwl_priv *priv)
  394. {
  395. struct iwl_rx_mem_buffer *rxb;
  396. struct iwl_rx_packet *pkt;
  397. struct iwl_rx_queue *rxq = &priv->rxq;
  398. u32 r, i;
  399. int reclaim;
  400. unsigned long flags;
  401. u8 fill_rx = 0;
  402. u32 count = 8;
  403. int total_empty;
  404. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  405. * buffer that the driver may process (last buffer filled by ucode). */
  406. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  407. i = rxq->read;
  408. /* Rx interrupt, but nothing sent from uCode */
  409. if (i == r)
  410. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  411. /* calculate total frames need to be restock after handling RX */
  412. total_empty = r - rxq->write_actual;
  413. if (total_empty < 0)
  414. total_empty += RX_QUEUE_SIZE;
  415. if (total_empty > (RX_QUEUE_SIZE / 2))
  416. fill_rx = 1;
  417. while (i != r) {
  418. int len;
  419. rxb = rxq->queue[i];
  420. /* If an RXB doesn't have a Rx queue slot associated with it,
  421. * then a bug has been introduced in the queue refilling
  422. * routines -- catch it here */
  423. if (WARN_ON(rxb == NULL)) {
  424. i = (i + 1) & RX_QUEUE_MASK;
  425. continue;
  426. }
  427. rxq->queue[i] = NULL;
  428. dma_unmap_page(priv->bus.dev, rxb->page_dma,
  429. PAGE_SIZE << priv->hw_params.rx_page_order,
  430. DMA_FROM_DEVICE);
  431. pkt = rxb_addr(rxb);
  432. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  433. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  434. len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  435. len += sizeof(u32); /* account for status word */
  436. trace_iwlwifi_dev_rx(priv, pkt, len);
  437. /* Reclaim a command buffer only if this packet is a response
  438. * to a (driver-originated) command.
  439. * If the packet (e.g. Rx frame) originated from uCode,
  440. * there is no command buffer to reclaim.
  441. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  442. * but apparently a few don't get set; catch them here. */
  443. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  444. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  445. (pkt->hdr.cmd != REPLY_RX) &&
  446. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  447. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  448. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  449. (pkt->hdr.cmd != REPLY_TX);
  450. iwl_rx_dispatch(priv, rxb);
  451. /*
  452. * XXX: After here, we should always check rxb->page
  453. * against NULL before touching it or its virtual
  454. * memory (pkt). Because some rx_handler might have
  455. * already taken or freed the pages.
  456. */
  457. if (reclaim) {
  458. /* Invoke any callbacks, transfer the buffer to caller,
  459. * and fire off the (possibly) blocking
  460. * trans_send_cmd()
  461. * as we reclaim the driver command queue */
  462. if (rxb->page)
  463. iwl_tx_cmd_complete(priv, rxb);
  464. else
  465. IWL_WARN(priv, "Claim null rxb?\n");
  466. }
  467. /* Reuse the page if possible. For notification packets and
  468. * SKBs that fail to Rx correctly, add them back into the
  469. * rx_free list for reuse later. */
  470. spin_lock_irqsave(&rxq->lock, flags);
  471. if (rxb->page != NULL) {
  472. rxb->page_dma = dma_map_page(priv->bus.dev, rxb->page,
  473. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  474. DMA_FROM_DEVICE);
  475. list_add_tail(&rxb->list, &rxq->rx_free);
  476. rxq->free_count++;
  477. } else
  478. list_add_tail(&rxb->list, &rxq->rx_used);
  479. spin_unlock_irqrestore(&rxq->lock, flags);
  480. i = (i + 1) & RX_QUEUE_MASK;
  481. /* If there are a lot of unused frames,
  482. * restock the Rx queue so ucode wont assert. */
  483. if (fill_rx) {
  484. count++;
  485. if (count >= 8) {
  486. rxq->read = i;
  487. iwlagn_rx_replenish_now(priv);
  488. count = 0;
  489. }
  490. }
  491. }
  492. /* Backtrack one entry */
  493. rxq->read = i;
  494. if (fill_rx)
  495. iwlagn_rx_replenish_now(priv);
  496. else
  497. iwlagn_rx_queue_restock(priv);
  498. }
  499. /* tasklet for iwlagn interrupt */
  500. void iwl_irq_tasklet(struct iwl_priv *priv)
  501. {
  502. u32 inta = 0;
  503. u32 handled = 0;
  504. unsigned long flags;
  505. u32 i;
  506. #ifdef CONFIG_IWLWIFI_DEBUG
  507. u32 inta_mask;
  508. #endif
  509. spin_lock_irqsave(&priv->lock, flags);
  510. /* Ack/clear/reset pending uCode interrupts.
  511. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  512. */
  513. /* There is a hardware bug in the interrupt mask function that some
  514. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  515. * they are disabled in the CSR_INT_MASK register. Furthermore the
  516. * ICT interrupt handling mechanism has another bug that might cause
  517. * these unmasked interrupts fail to be detected. We workaround the
  518. * hardware bugs here by ACKing all the possible interrupts so that
  519. * interrupt coalescing can still be achieved.
  520. */
  521. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  522. inta = priv->_agn.inta;
  523. #ifdef CONFIG_IWLWIFI_DEBUG
  524. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  525. /* just for debug */
  526. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  527. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  528. inta, inta_mask);
  529. }
  530. #endif
  531. spin_unlock_irqrestore(&priv->lock, flags);
  532. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  533. priv->_agn.inta = 0;
  534. /* Now service all interrupt bits discovered above. */
  535. if (inta & CSR_INT_BIT_HW_ERR) {
  536. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  537. /* Tell the device to stop sending interrupts */
  538. iwl_disable_interrupts(priv);
  539. priv->isr_stats.hw++;
  540. iwl_irq_handle_error(priv);
  541. handled |= CSR_INT_BIT_HW_ERR;
  542. return;
  543. }
  544. #ifdef CONFIG_IWLWIFI_DEBUG
  545. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  546. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  547. if (inta & CSR_INT_BIT_SCD) {
  548. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  549. "the frame/frames.\n");
  550. priv->isr_stats.sch++;
  551. }
  552. /* Alive notification via Rx interrupt will do the real work */
  553. if (inta & CSR_INT_BIT_ALIVE) {
  554. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  555. priv->isr_stats.alive++;
  556. }
  557. }
  558. #endif
  559. /* Safely ignore these bits for debug checks below */
  560. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  561. /* HW RF KILL switch toggled */
  562. if (inta & CSR_INT_BIT_RF_KILL) {
  563. int hw_rf_kill = 0;
  564. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  565. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  566. hw_rf_kill = 1;
  567. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  568. hw_rf_kill ? "disable radio" : "enable radio");
  569. priv->isr_stats.rfkill++;
  570. /* driver only loads ucode once setting the interface up.
  571. * the driver allows loading the ucode even if the radio
  572. * is killed. Hence update the killswitch state here. The
  573. * rfkill handler will care about restarting if needed.
  574. */
  575. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  576. if (hw_rf_kill)
  577. set_bit(STATUS_RF_KILL_HW, &priv->status);
  578. else
  579. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  580. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  581. }
  582. handled |= CSR_INT_BIT_RF_KILL;
  583. }
  584. /* Chip got too hot and stopped itself */
  585. if (inta & CSR_INT_BIT_CT_KILL) {
  586. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  587. priv->isr_stats.ctkill++;
  588. handled |= CSR_INT_BIT_CT_KILL;
  589. }
  590. /* Error detected by uCode */
  591. if (inta & CSR_INT_BIT_SW_ERR) {
  592. IWL_ERR(priv, "Microcode SW error detected. "
  593. " Restarting 0x%X.\n", inta);
  594. priv->isr_stats.sw++;
  595. iwl_irq_handle_error(priv);
  596. handled |= CSR_INT_BIT_SW_ERR;
  597. }
  598. /* uCode wakes up after power-down sleep */
  599. if (inta & CSR_INT_BIT_WAKEUP) {
  600. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  601. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  602. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  603. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  604. priv->isr_stats.wakeup++;
  605. handled |= CSR_INT_BIT_WAKEUP;
  606. }
  607. /* All uCode command responses, including Tx command responses,
  608. * Rx "responses" (frame-received notification), and other
  609. * notifications from uCode come through here*/
  610. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  611. CSR_INT_BIT_RX_PERIODIC)) {
  612. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  613. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  614. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  615. iwl_write32(priv, CSR_FH_INT_STATUS,
  616. CSR_FH_INT_RX_MASK);
  617. }
  618. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  619. handled |= CSR_INT_BIT_RX_PERIODIC;
  620. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  621. }
  622. /* Sending RX interrupt require many steps to be done in the
  623. * the device:
  624. * 1- write interrupt to current index in ICT table.
  625. * 2- dma RX frame.
  626. * 3- update RX shared data to indicate last write index.
  627. * 4- send interrupt.
  628. * This could lead to RX race, driver could receive RX interrupt
  629. * but the shared data changes does not reflect this;
  630. * periodic interrupt will detect any dangling Rx activity.
  631. */
  632. /* Disable periodic interrupt; we use it as just a one-shot. */
  633. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  634. CSR_INT_PERIODIC_DIS);
  635. iwl_rx_handle(priv);
  636. /*
  637. * Enable periodic interrupt in 8 msec only if we received
  638. * real RX interrupt (instead of just periodic int), to catch
  639. * any dangling Rx interrupt. If it was just the periodic
  640. * interrupt, there was no dangling Rx activity, and no need
  641. * to extend the periodic interrupt; one-shot is enough.
  642. */
  643. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  644. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  645. CSR_INT_PERIODIC_ENA);
  646. priv->isr_stats.rx++;
  647. }
  648. /* This "Tx" DMA channel is used only for loading uCode */
  649. if (inta & CSR_INT_BIT_FH_TX) {
  650. iwl_write32(priv, CSR_FH_INT_STATUS, CSR_FH_INT_TX_MASK);
  651. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  652. priv->isr_stats.tx++;
  653. handled |= CSR_INT_BIT_FH_TX;
  654. /* Wake up uCode load routine, now that load is complete */
  655. priv->ucode_write_complete = 1;
  656. wake_up_interruptible(&priv->wait_command_queue);
  657. }
  658. if (inta & ~handled) {
  659. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  660. priv->isr_stats.unhandled++;
  661. }
  662. if (inta & ~(priv->inta_mask)) {
  663. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  664. inta & ~priv->inta_mask);
  665. }
  666. /* Re-enable all interrupts */
  667. /* only Re-enable if disabled by irq */
  668. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  669. iwl_enable_interrupts(priv);
  670. /* Re-enable RF_KILL if it occurred */
  671. else if (handled & CSR_INT_BIT_RF_KILL)
  672. iwl_enable_rfkill_int(priv);
  673. }
  674. /*****************************************************************************
  675. *
  676. * sysfs attributes
  677. *
  678. *****************************************************************************/
  679. #ifdef CONFIG_IWLWIFI_DEBUG
  680. /*
  681. * The following adds a new attribute to the sysfs representation
  682. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  683. * used for controlling the debug level.
  684. *
  685. * See the level definitions in iwl for details.
  686. *
  687. * The debug_level being managed using sysfs below is a per device debug
  688. * level that is used instead of the global debug level if it (the per
  689. * device debug level) is set.
  690. */
  691. static ssize_t show_debug_level(struct device *d,
  692. struct device_attribute *attr, char *buf)
  693. {
  694. struct iwl_priv *priv = dev_get_drvdata(d);
  695. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  696. }
  697. static ssize_t store_debug_level(struct device *d,
  698. struct device_attribute *attr,
  699. const char *buf, size_t count)
  700. {
  701. struct iwl_priv *priv = dev_get_drvdata(d);
  702. unsigned long val;
  703. int ret;
  704. ret = strict_strtoul(buf, 0, &val);
  705. if (ret)
  706. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  707. else {
  708. priv->debug_level = val;
  709. if (iwl_alloc_traffic_mem(priv))
  710. IWL_ERR(priv,
  711. "Not enough memory to generate traffic log\n");
  712. }
  713. return strnlen(buf, count);
  714. }
  715. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  716. show_debug_level, store_debug_level);
  717. #endif /* CONFIG_IWLWIFI_DEBUG */
  718. static ssize_t show_temperature(struct device *d,
  719. struct device_attribute *attr, char *buf)
  720. {
  721. struct iwl_priv *priv = dev_get_drvdata(d);
  722. if (!iwl_is_alive(priv))
  723. return -EAGAIN;
  724. return sprintf(buf, "%d\n", priv->temperature);
  725. }
  726. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  727. static ssize_t show_tx_power(struct device *d,
  728. struct device_attribute *attr, char *buf)
  729. {
  730. struct iwl_priv *priv = dev_get_drvdata(d);
  731. if (!iwl_is_ready_rf(priv))
  732. return sprintf(buf, "off\n");
  733. else
  734. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  735. }
  736. static ssize_t store_tx_power(struct device *d,
  737. struct device_attribute *attr,
  738. const char *buf, size_t count)
  739. {
  740. struct iwl_priv *priv = dev_get_drvdata(d);
  741. unsigned long val;
  742. int ret;
  743. ret = strict_strtoul(buf, 10, &val);
  744. if (ret)
  745. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  746. else {
  747. ret = iwl_set_tx_power(priv, val, false);
  748. if (ret)
  749. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  750. ret);
  751. else
  752. ret = count;
  753. }
  754. return ret;
  755. }
  756. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  757. static struct attribute *iwl_sysfs_entries[] = {
  758. &dev_attr_temperature.attr,
  759. &dev_attr_tx_power.attr,
  760. #ifdef CONFIG_IWLWIFI_DEBUG
  761. &dev_attr_debug_level.attr,
  762. #endif
  763. NULL
  764. };
  765. static struct attribute_group iwl_attribute_group = {
  766. .name = NULL, /* put in device directory */
  767. .attrs = iwl_sysfs_entries,
  768. };
  769. /******************************************************************************
  770. *
  771. * uCode download functions
  772. *
  773. ******************************************************************************/
  774. static void iwl_free_fw_desc(struct iwl_priv *priv, struct fw_desc *desc)
  775. {
  776. if (desc->v_addr)
  777. dma_free_coherent(priv->bus.dev, desc->len,
  778. desc->v_addr, desc->p_addr);
  779. desc->v_addr = NULL;
  780. desc->len = 0;
  781. }
  782. static void iwl_free_fw_img(struct iwl_priv *priv, struct fw_img *img)
  783. {
  784. iwl_free_fw_desc(priv, &img->code);
  785. iwl_free_fw_desc(priv, &img->data);
  786. }
  787. static void iwl_dealloc_ucode(struct iwl_priv *priv)
  788. {
  789. iwl_free_fw_img(priv, &priv->ucode_rt);
  790. iwl_free_fw_img(priv, &priv->ucode_init);
  791. }
  792. static int iwl_alloc_fw_desc(struct iwl_priv *priv, struct fw_desc *desc,
  793. const void *data, size_t len)
  794. {
  795. if (!len) {
  796. desc->v_addr = NULL;
  797. return -EINVAL;
  798. }
  799. desc->v_addr = dma_alloc_coherent(priv->bus.dev, len,
  800. &desc->p_addr, GFP_KERNEL);
  801. if (!desc->v_addr)
  802. return -ENOMEM;
  803. desc->len = len;
  804. memcpy(desc->v_addr, data, len);
  805. return 0;
  806. }
  807. struct iwlagn_ucode_capabilities {
  808. u32 max_probe_length;
  809. u32 standard_phy_calibration_size;
  810. u32 flags;
  811. };
  812. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  813. static int iwl_mac_setup_register(struct iwl_priv *priv,
  814. struct iwlagn_ucode_capabilities *capa);
  815. #define UCODE_EXPERIMENTAL_INDEX 100
  816. #define UCODE_EXPERIMENTAL_TAG "exp"
  817. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  818. {
  819. const char *name_pre = priv->cfg->fw_name_pre;
  820. char tag[8];
  821. if (first) {
  822. #ifdef CONFIG_IWLWIFI_DEBUG_EXPERIMENTAL_UCODE
  823. priv->fw_index = UCODE_EXPERIMENTAL_INDEX;
  824. strcpy(tag, UCODE_EXPERIMENTAL_TAG);
  825. } else if (priv->fw_index == UCODE_EXPERIMENTAL_INDEX) {
  826. #endif
  827. priv->fw_index = priv->cfg->ucode_api_max;
  828. sprintf(tag, "%d", priv->fw_index);
  829. } else {
  830. priv->fw_index--;
  831. sprintf(tag, "%d", priv->fw_index);
  832. }
  833. if (priv->fw_index < priv->cfg->ucode_api_min) {
  834. IWL_ERR(priv, "no suitable firmware found!\n");
  835. return -ENOENT;
  836. }
  837. sprintf(priv->firmware_name, "%s%s%s", name_pre, tag, ".ucode");
  838. IWL_DEBUG_INFO(priv, "attempting to load firmware %s'%s'\n",
  839. (priv->fw_index == UCODE_EXPERIMENTAL_INDEX)
  840. ? "EXPERIMENTAL " : "",
  841. priv->firmware_name);
  842. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  843. priv->bus.dev,
  844. GFP_KERNEL, priv, iwl_ucode_callback);
  845. }
  846. struct iwlagn_firmware_pieces {
  847. const void *inst, *data, *init, *init_data;
  848. size_t inst_size, data_size, init_size, init_data_size;
  849. u32 build;
  850. u32 init_evtlog_ptr, init_evtlog_size, init_errlog_ptr;
  851. u32 inst_evtlog_ptr, inst_evtlog_size, inst_errlog_ptr;
  852. };
  853. static int iwlagn_load_legacy_firmware(struct iwl_priv *priv,
  854. const struct firmware *ucode_raw,
  855. struct iwlagn_firmware_pieces *pieces)
  856. {
  857. struct iwl_ucode_header *ucode = (void *)ucode_raw->data;
  858. u32 api_ver, hdr_size;
  859. const u8 *src;
  860. priv->ucode_ver = le32_to_cpu(ucode->ver);
  861. api_ver = IWL_UCODE_API(priv->ucode_ver);
  862. switch (api_ver) {
  863. default:
  864. hdr_size = 28;
  865. if (ucode_raw->size < hdr_size) {
  866. IWL_ERR(priv, "File size too small!\n");
  867. return -EINVAL;
  868. }
  869. pieces->build = le32_to_cpu(ucode->u.v2.build);
  870. pieces->inst_size = le32_to_cpu(ucode->u.v2.inst_size);
  871. pieces->data_size = le32_to_cpu(ucode->u.v2.data_size);
  872. pieces->init_size = le32_to_cpu(ucode->u.v2.init_size);
  873. pieces->init_data_size = le32_to_cpu(ucode->u.v2.init_data_size);
  874. src = ucode->u.v2.data;
  875. break;
  876. case 0:
  877. case 1:
  878. case 2:
  879. hdr_size = 24;
  880. if (ucode_raw->size < hdr_size) {
  881. IWL_ERR(priv, "File size too small!\n");
  882. return -EINVAL;
  883. }
  884. pieces->build = 0;
  885. pieces->inst_size = le32_to_cpu(ucode->u.v1.inst_size);
  886. pieces->data_size = le32_to_cpu(ucode->u.v1.data_size);
  887. pieces->init_size = le32_to_cpu(ucode->u.v1.init_size);
  888. pieces->init_data_size = le32_to_cpu(ucode->u.v1.init_data_size);
  889. src = ucode->u.v1.data;
  890. break;
  891. }
  892. /* Verify size of file vs. image size info in file's header */
  893. if (ucode_raw->size != hdr_size + pieces->inst_size +
  894. pieces->data_size + pieces->init_size +
  895. pieces->init_data_size) {
  896. IWL_ERR(priv,
  897. "uCode file size %d does not match expected size\n",
  898. (int)ucode_raw->size);
  899. return -EINVAL;
  900. }
  901. pieces->inst = src;
  902. src += pieces->inst_size;
  903. pieces->data = src;
  904. src += pieces->data_size;
  905. pieces->init = src;
  906. src += pieces->init_size;
  907. pieces->init_data = src;
  908. src += pieces->init_data_size;
  909. return 0;
  910. }
  911. static int iwlagn_wanted_ucode_alternative = 1;
  912. static int iwlagn_load_firmware(struct iwl_priv *priv,
  913. const struct firmware *ucode_raw,
  914. struct iwlagn_firmware_pieces *pieces,
  915. struct iwlagn_ucode_capabilities *capa)
  916. {
  917. struct iwl_tlv_ucode_header *ucode = (void *)ucode_raw->data;
  918. struct iwl_ucode_tlv *tlv;
  919. size_t len = ucode_raw->size;
  920. const u8 *data;
  921. int wanted_alternative = iwlagn_wanted_ucode_alternative, tmp;
  922. u64 alternatives;
  923. u32 tlv_len;
  924. enum iwl_ucode_tlv_type tlv_type;
  925. const u8 *tlv_data;
  926. if (len < sizeof(*ucode)) {
  927. IWL_ERR(priv, "uCode has invalid length: %zd\n", len);
  928. return -EINVAL;
  929. }
  930. if (ucode->magic != cpu_to_le32(IWL_TLV_UCODE_MAGIC)) {
  931. IWL_ERR(priv, "invalid uCode magic: 0X%x\n",
  932. le32_to_cpu(ucode->magic));
  933. return -EINVAL;
  934. }
  935. /*
  936. * Check which alternatives are present, and "downgrade"
  937. * when the chosen alternative is not present, warning
  938. * the user when that happens. Some files may not have
  939. * any alternatives, so don't warn in that case.
  940. */
  941. alternatives = le64_to_cpu(ucode->alternatives);
  942. tmp = wanted_alternative;
  943. if (wanted_alternative > 63)
  944. wanted_alternative = 63;
  945. while (wanted_alternative && !(alternatives & BIT(wanted_alternative)))
  946. wanted_alternative--;
  947. if (wanted_alternative && wanted_alternative != tmp)
  948. IWL_WARN(priv,
  949. "uCode alternative %d not available, choosing %d\n",
  950. tmp, wanted_alternative);
  951. priv->ucode_ver = le32_to_cpu(ucode->ver);
  952. pieces->build = le32_to_cpu(ucode->build);
  953. data = ucode->data;
  954. len -= sizeof(*ucode);
  955. while (len >= sizeof(*tlv)) {
  956. u16 tlv_alt;
  957. len -= sizeof(*tlv);
  958. tlv = (void *)data;
  959. tlv_len = le32_to_cpu(tlv->length);
  960. tlv_type = le16_to_cpu(tlv->type);
  961. tlv_alt = le16_to_cpu(tlv->alternative);
  962. tlv_data = tlv->data;
  963. if (len < tlv_len) {
  964. IWL_ERR(priv, "invalid TLV len: %zd/%u\n",
  965. len, tlv_len);
  966. return -EINVAL;
  967. }
  968. len -= ALIGN(tlv_len, 4);
  969. data += sizeof(*tlv) + ALIGN(tlv_len, 4);
  970. /*
  971. * Alternative 0 is always valid.
  972. *
  973. * Skip alternative TLVs that are not selected.
  974. */
  975. if (tlv_alt != 0 && tlv_alt != wanted_alternative)
  976. continue;
  977. switch (tlv_type) {
  978. case IWL_UCODE_TLV_INST:
  979. pieces->inst = tlv_data;
  980. pieces->inst_size = tlv_len;
  981. break;
  982. case IWL_UCODE_TLV_DATA:
  983. pieces->data = tlv_data;
  984. pieces->data_size = tlv_len;
  985. break;
  986. case IWL_UCODE_TLV_INIT:
  987. pieces->init = tlv_data;
  988. pieces->init_size = tlv_len;
  989. break;
  990. case IWL_UCODE_TLV_INIT_DATA:
  991. pieces->init_data = tlv_data;
  992. pieces->init_data_size = tlv_len;
  993. break;
  994. case IWL_UCODE_TLV_BOOT:
  995. IWL_ERR(priv, "Found unexpected BOOT ucode\n");
  996. break;
  997. case IWL_UCODE_TLV_PROBE_MAX_LEN:
  998. if (tlv_len != sizeof(u32))
  999. goto invalid_tlv_len;
  1000. capa->max_probe_length =
  1001. le32_to_cpup((__le32 *)tlv_data);
  1002. break;
  1003. case IWL_UCODE_TLV_PAN:
  1004. if (tlv_len)
  1005. goto invalid_tlv_len;
  1006. capa->flags |= IWL_UCODE_TLV_FLAGS_PAN;
  1007. break;
  1008. case IWL_UCODE_TLV_FLAGS:
  1009. /* must be at least one u32 */
  1010. if (tlv_len < sizeof(u32))
  1011. goto invalid_tlv_len;
  1012. /* and a proper number of u32s */
  1013. if (tlv_len % sizeof(u32))
  1014. goto invalid_tlv_len;
  1015. /*
  1016. * This driver only reads the first u32 as
  1017. * right now no more features are defined,
  1018. * if that changes then either the driver
  1019. * will not work with the new firmware, or
  1020. * it'll not take advantage of new features.
  1021. */
  1022. capa->flags = le32_to_cpup((__le32 *)tlv_data);
  1023. break;
  1024. case IWL_UCODE_TLV_INIT_EVTLOG_PTR:
  1025. if (tlv_len != sizeof(u32))
  1026. goto invalid_tlv_len;
  1027. pieces->init_evtlog_ptr =
  1028. le32_to_cpup((__le32 *)tlv_data);
  1029. break;
  1030. case IWL_UCODE_TLV_INIT_EVTLOG_SIZE:
  1031. if (tlv_len != sizeof(u32))
  1032. goto invalid_tlv_len;
  1033. pieces->init_evtlog_size =
  1034. le32_to_cpup((__le32 *)tlv_data);
  1035. break;
  1036. case IWL_UCODE_TLV_INIT_ERRLOG_PTR:
  1037. if (tlv_len != sizeof(u32))
  1038. goto invalid_tlv_len;
  1039. pieces->init_errlog_ptr =
  1040. le32_to_cpup((__le32 *)tlv_data);
  1041. break;
  1042. case IWL_UCODE_TLV_RUNT_EVTLOG_PTR:
  1043. if (tlv_len != sizeof(u32))
  1044. goto invalid_tlv_len;
  1045. pieces->inst_evtlog_ptr =
  1046. le32_to_cpup((__le32 *)tlv_data);
  1047. break;
  1048. case IWL_UCODE_TLV_RUNT_EVTLOG_SIZE:
  1049. if (tlv_len != sizeof(u32))
  1050. goto invalid_tlv_len;
  1051. pieces->inst_evtlog_size =
  1052. le32_to_cpup((__le32 *)tlv_data);
  1053. break;
  1054. case IWL_UCODE_TLV_RUNT_ERRLOG_PTR:
  1055. if (tlv_len != sizeof(u32))
  1056. goto invalid_tlv_len;
  1057. pieces->inst_errlog_ptr =
  1058. le32_to_cpup((__le32 *)tlv_data);
  1059. break;
  1060. case IWL_UCODE_TLV_ENHANCE_SENS_TBL:
  1061. if (tlv_len)
  1062. goto invalid_tlv_len;
  1063. priv->enhance_sensitivity_table = true;
  1064. break;
  1065. case IWL_UCODE_TLV_PHY_CALIBRATION_SIZE:
  1066. if (tlv_len != sizeof(u32))
  1067. goto invalid_tlv_len;
  1068. capa->standard_phy_calibration_size =
  1069. le32_to_cpup((__le32 *)tlv_data);
  1070. break;
  1071. default:
  1072. IWL_DEBUG_INFO(priv, "unknown TLV: %d\n", tlv_type);
  1073. break;
  1074. }
  1075. }
  1076. if (len) {
  1077. IWL_ERR(priv, "invalid TLV after parsing: %zd\n", len);
  1078. iwl_print_hex_dump(priv, IWL_DL_FW, (u8 *)data, len);
  1079. return -EINVAL;
  1080. }
  1081. return 0;
  1082. invalid_tlv_len:
  1083. IWL_ERR(priv, "TLV %d has invalid size: %u\n", tlv_type, tlv_len);
  1084. iwl_print_hex_dump(priv, IWL_DL_FW, tlv_data, tlv_len);
  1085. return -EINVAL;
  1086. }
  1087. /**
  1088. * iwl_ucode_callback - callback when firmware was loaded
  1089. *
  1090. * If loaded successfully, copies the firmware into buffers
  1091. * for the card to fetch (via DMA).
  1092. */
  1093. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1094. {
  1095. struct iwl_priv *priv = context;
  1096. struct iwl_ucode_header *ucode;
  1097. int err;
  1098. struct iwlagn_firmware_pieces pieces;
  1099. const unsigned int api_max = priv->cfg->ucode_api_max;
  1100. const unsigned int api_min = priv->cfg->ucode_api_min;
  1101. u32 api_ver;
  1102. char buildstr[25];
  1103. u32 build;
  1104. struct iwlagn_ucode_capabilities ucode_capa = {
  1105. .max_probe_length = 200,
  1106. .standard_phy_calibration_size =
  1107. IWL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE,
  1108. };
  1109. memset(&pieces, 0, sizeof(pieces));
  1110. if (!ucode_raw) {
  1111. if (priv->fw_index <= priv->cfg->ucode_api_max)
  1112. IWL_ERR(priv,
  1113. "request for firmware file '%s' failed.\n",
  1114. priv->firmware_name);
  1115. goto try_again;
  1116. }
  1117. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1118. priv->firmware_name, ucode_raw->size);
  1119. /* Make sure that we got at least the API version number */
  1120. if (ucode_raw->size < 4) {
  1121. IWL_ERR(priv, "File size way too small!\n");
  1122. goto try_again;
  1123. }
  1124. /* Data from ucode file: header followed by uCode images */
  1125. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1126. if (ucode->ver)
  1127. err = iwlagn_load_legacy_firmware(priv, ucode_raw, &pieces);
  1128. else
  1129. err = iwlagn_load_firmware(priv, ucode_raw, &pieces,
  1130. &ucode_capa);
  1131. if (err)
  1132. goto try_again;
  1133. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1134. build = pieces.build;
  1135. /*
  1136. * api_ver should match the api version forming part of the
  1137. * firmware filename ... but we don't check for that and only rely
  1138. * on the API version read from firmware header from here on forward
  1139. */
  1140. /* no api version check required for experimental uCode */
  1141. if (priv->fw_index != UCODE_EXPERIMENTAL_INDEX) {
  1142. if (api_ver < api_min || api_ver > api_max) {
  1143. IWL_ERR(priv,
  1144. "Driver unable to support your firmware API. "
  1145. "Driver supports v%u, firmware is v%u.\n",
  1146. api_max, api_ver);
  1147. goto try_again;
  1148. }
  1149. if (api_ver != api_max)
  1150. IWL_ERR(priv,
  1151. "Firmware has old API version. Expected v%u, "
  1152. "got v%u. New firmware can be obtained "
  1153. "from http://www.intellinuxwireless.org.\n",
  1154. api_max, api_ver);
  1155. }
  1156. if (build)
  1157. sprintf(buildstr, " build %u%s", build,
  1158. (priv->fw_index == UCODE_EXPERIMENTAL_INDEX)
  1159. ? " (EXP)" : "");
  1160. else
  1161. buildstr[0] = '\0';
  1162. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n",
  1163. IWL_UCODE_MAJOR(priv->ucode_ver),
  1164. IWL_UCODE_MINOR(priv->ucode_ver),
  1165. IWL_UCODE_API(priv->ucode_ver),
  1166. IWL_UCODE_SERIAL(priv->ucode_ver),
  1167. buildstr);
  1168. snprintf(priv->hw->wiphy->fw_version,
  1169. sizeof(priv->hw->wiphy->fw_version),
  1170. "%u.%u.%u.%u%s",
  1171. IWL_UCODE_MAJOR(priv->ucode_ver),
  1172. IWL_UCODE_MINOR(priv->ucode_ver),
  1173. IWL_UCODE_API(priv->ucode_ver),
  1174. IWL_UCODE_SERIAL(priv->ucode_ver),
  1175. buildstr);
  1176. /*
  1177. * For any of the failures below (before allocating pci memory)
  1178. * we will try to load a version with a smaller API -- maybe the
  1179. * user just got a corrupted version of the latest API.
  1180. */
  1181. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1182. priv->ucode_ver);
  1183. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %Zd\n",
  1184. pieces.inst_size);
  1185. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %Zd\n",
  1186. pieces.data_size);
  1187. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %Zd\n",
  1188. pieces.init_size);
  1189. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %Zd\n",
  1190. pieces.init_data_size);
  1191. /* Verify that uCode images will fit in card's SRAM */
  1192. if (pieces.inst_size > priv->hw_params.max_inst_size) {
  1193. IWL_ERR(priv, "uCode instr len %Zd too large to fit in\n",
  1194. pieces.inst_size);
  1195. goto try_again;
  1196. }
  1197. if (pieces.data_size > priv->hw_params.max_data_size) {
  1198. IWL_ERR(priv, "uCode data len %Zd too large to fit in\n",
  1199. pieces.data_size);
  1200. goto try_again;
  1201. }
  1202. if (pieces.init_size > priv->hw_params.max_inst_size) {
  1203. IWL_ERR(priv, "uCode init instr len %Zd too large to fit in\n",
  1204. pieces.init_size);
  1205. goto try_again;
  1206. }
  1207. if (pieces.init_data_size > priv->hw_params.max_data_size) {
  1208. IWL_ERR(priv, "uCode init data len %Zd too large to fit in\n",
  1209. pieces.init_data_size);
  1210. goto try_again;
  1211. }
  1212. /* Allocate ucode buffers for card's bus-master loading ... */
  1213. /* Runtime instructions and 2 copies of data:
  1214. * 1) unmodified from disk
  1215. * 2) backup cache for save/restore during power-downs */
  1216. if (iwl_alloc_fw_desc(priv, &priv->ucode_rt.code,
  1217. pieces.inst, pieces.inst_size))
  1218. goto err_pci_alloc;
  1219. if (iwl_alloc_fw_desc(priv, &priv->ucode_rt.data,
  1220. pieces.data, pieces.data_size))
  1221. goto err_pci_alloc;
  1222. /* Initialization instructions and data */
  1223. if (pieces.init_size && pieces.init_data_size) {
  1224. if (iwl_alloc_fw_desc(priv, &priv->ucode_init.code,
  1225. pieces.init, pieces.init_size))
  1226. goto err_pci_alloc;
  1227. if (iwl_alloc_fw_desc(priv, &priv->ucode_init.data,
  1228. pieces.init_data, pieces.init_data_size))
  1229. goto err_pci_alloc;
  1230. }
  1231. /* Now that we can no longer fail, copy information */
  1232. /*
  1233. * The (size - 16) / 12 formula is based on the information recorded
  1234. * for each event, which is of mode 1 (including timestamp) for all
  1235. * new microcodes that include this information.
  1236. */
  1237. priv->_agn.init_evtlog_ptr = pieces.init_evtlog_ptr;
  1238. if (pieces.init_evtlog_size)
  1239. priv->_agn.init_evtlog_size = (pieces.init_evtlog_size - 16)/12;
  1240. else
  1241. priv->_agn.init_evtlog_size =
  1242. priv->cfg->base_params->max_event_log_size;
  1243. priv->_agn.init_errlog_ptr = pieces.init_errlog_ptr;
  1244. priv->_agn.inst_evtlog_ptr = pieces.inst_evtlog_ptr;
  1245. if (pieces.inst_evtlog_size)
  1246. priv->_agn.inst_evtlog_size = (pieces.inst_evtlog_size - 16)/12;
  1247. else
  1248. priv->_agn.inst_evtlog_size =
  1249. priv->cfg->base_params->max_event_log_size;
  1250. priv->_agn.inst_errlog_ptr = pieces.inst_errlog_ptr;
  1251. priv->new_scan_threshold_behaviour =
  1252. !!(ucode_capa.flags & IWL_UCODE_TLV_FLAGS_NEWSCAN);
  1253. if ((priv->cfg->sku & EEPROM_SKU_CAP_IPAN_ENABLE) &&
  1254. (ucode_capa.flags & IWL_UCODE_TLV_FLAGS_PAN)) {
  1255. priv->valid_contexts |= BIT(IWL_RXON_CTX_PAN);
  1256. priv->sta_key_max_num = STA_KEY_MAX_NUM_PAN;
  1257. } else
  1258. priv->sta_key_max_num = STA_KEY_MAX_NUM;
  1259. if (priv->valid_contexts != BIT(IWL_RXON_CTX_BSS))
  1260. priv->cmd_queue = IWL_IPAN_CMD_QUEUE_NUM;
  1261. else
  1262. priv->cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM;
  1263. /*
  1264. * figure out the offset of chain noise reset and gain commands
  1265. * base on the size of standard phy calibration commands table size
  1266. */
  1267. if (ucode_capa.standard_phy_calibration_size >
  1268. IWL_MAX_PHY_CALIBRATE_TBL_SIZE)
  1269. ucode_capa.standard_phy_calibration_size =
  1270. IWL_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE;
  1271. priv->_agn.phy_calib_chain_noise_reset_cmd =
  1272. ucode_capa.standard_phy_calibration_size;
  1273. priv->_agn.phy_calib_chain_noise_gain_cmd =
  1274. ucode_capa.standard_phy_calibration_size + 1;
  1275. /**************************************************
  1276. * This is still part of probe() in a sense...
  1277. *
  1278. * 9. Setup and register with mac80211 and debugfs
  1279. **************************************************/
  1280. err = iwl_mac_setup_register(priv, &ucode_capa);
  1281. if (err)
  1282. goto out_unbind;
  1283. err = iwl_dbgfs_register(priv, DRV_NAME);
  1284. if (err)
  1285. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1286. err = sysfs_create_group(&(priv->bus.dev->kobj),
  1287. &iwl_attribute_group);
  1288. if (err) {
  1289. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  1290. goto out_unbind;
  1291. }
  1292. /* We have our copies now, allow OS release its copies */
  1293. release_firmware(ucode_raw);
  1294. complete(&priv->_agn.firmware_loading_complete);
  1295. return;
  1296. try_again:
  1297. /* try next, if any */
  1298. if (iwl_request_firmware(priv, false))
  1299. goto out_unbind;
  1300. release_firmware(ucode_raw);
  1301. return;
  1302. err_pci_alloc:
  1303. IWL_ERR(priv, "failed to allocate pci memory\n");
  1304. iwl_dealloc_ucode(priv);
  1305. out_unbind:
  1306. complete(&priv->_agn.firmware_loading_complete);
  1307. device_release_driver(priv->bus.dev);
  1308. release_firmware(ucode_raw);
  1309. }
  1310. static const char * const desc_lookup_text[] = {
  1311. "OK",
  1312. "FAIL",
  1313. "BAD_PARAM",
  1314. "BAD_CHECKSUM",
  1315. "NMI_INTERRUPT_WDG",
  1316. "SYSASSERT",
  1317. "FATAL_ERROR",
  1318. "BAD_COMMAND",
  1319. "HW_ERROR_TUNE_LOCK",
  1320. "HW_ERROR_TEMPERATURE",
  1321. "ILLEGAL_CHAN_FREQ",
  1322. "VCC_NOT_STABLE",
  1323. "FH_ERROR",
  1324. "NMI_INTERRUPT_HOST",
  1325. "NMI_INTERRUPT_ACTION_PT",
  1326. "NMI_INTERRUPT_UNKNOWN",
  1327. "UCODE_VERSION_MISMATCH",
  1328. "HW_ERROR_ABS_LOCK",
  1329. "HW_ERROR_CAL_LOCK_FAIL",
  1330. "NMI_INTERRUPT_INST_ACTION_PT",
  1331. "NMI_INTERRUPT_DATA_ACTION_PT",
  1332. "NMI_TRM_HW_ER",
  1333. "NMI_INTERRUPT_TRM",
  1334. "NMI_INTERRUPT_BREAK_POINT",
  1335. "DEBUG_0",
  1336. "DEBUG_1",
  1337. "DEBUG_2",
  1338. "DEBUG_3",
  1339. };
  1340. static struct { char *name; u8 num; } advanced_lookup[] = {
  1341. { "NMI_INTERRUPT_WDG", 0x34 },
  1342. { "SYSASSERT", 0x35 },
  1343. { "UCODE_VERSION_MISMATCH", 0x37 },
  1344. { "BAD_COMMAND", 0x38 },
  1345. { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C },
  1346. { "FATAL_ERROR", 0x3D },
  1347. { "NMI_TRM_HW_ERR", 0x46 },
  1348. { "NMI_INTERRUPT_TRM", 0x4C },
  1349. { "NMI_INTERRUPT_BREAK_POINT", 0x54 },
  1350. { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C },
  1351. { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 },
  1352. { "NMI_INTERRUPT_HOST", 0x66 },
  1353. { "NMI_INTERRUPT_ACTION_PT", 0x7C },
  1354. { "NMI_INTERRUPT_UNKNOWN", 0x84 },
  1355. { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 },
  1356. { "ADVANCED_SYSASSERT", 0 },
  1357. };
  1358. static const char *desc_lookup(u32 num)
  1359. {
  1360. int i;
  1361. int max = ARRAY_SIZE(desc_lookup_text);
  1362. if (num < max)
  1363. return desc_lookup_text[num];
  1364. max = ARRAY_SIZE(advanced_lookup) - 1;
  1365. for (i = 0; i < max; i++) {
  1366. if (advanced_lookup[i].num == num)
  1367. break;
  1368. }
  1369. return advanced_lookup[i].name;
  1370. }
  1371. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1372. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1373. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1374. {
  1375. u32 base;
  1376. struct iwl_error_event_table table;
  1377. base = priv->device_pointers.error_event_table;
  1378. if (priv->ucode_type == IWL_UCODE_INIT) {
  1379. if (!base)
  1380. base = priv->_agn.init_errlog_ptr;
  1381. } else {
  1382. if (!base)
  1383. base = priv->_agn.inst_errlog_ptr;
  1384. }
  1385. if (!iwlagn_hw_valid_rtc_data_addr(base)) {
  1386. IWL_ERR(priv,
  1387. "Not valid error log pointer 0x%08X for %s uCode\n",
  1388. base,
  1389. (priv->ucode_type == IWL_UCODE_INIT)
  1390. ? "Init" : "RT");
  1391. return;
  1392. }
  1393. iwl_read_targ_mem_words(priv, base, &table, sizeof(table));
  1394. if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) {
  1395. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1396. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1397. priv->status, table.valid);
  1398. }
  1399. priv->isr_stats.err_code = table.error_id;
  1400. trace_iwlwifi_dev_ucode_error(priv, table.error_id, table.tsf_low,
  1401. table.data1, table.data2, table.line,
  1402. table.blink1, table.blink2, table.ilink1,
  1403. table.ilink2, table.bcon_time, table.gp1,
  1404. table.gp2, table.gp3, table.ucode_ver,
  1405. table.hw_ver, table.brd_ver);
  1406. IWL_ERR(priv, "0x%08X | %-28s\n", table.error_id,
  1407. desc_lookup(table.error_id));
  1408. IWL_ERR(priv, "0x%08X | uPc\n", table.pc);
  1409. IWL_ERR(priv, "0x%08X | branchlink1\n", table.blink1);
  1410. IWL_ERR(priv, "0x%08X | branchlink2\n", table.blink2);
  1411. IWL_ERR(priv, "0x%08X | interruptlink1\n", table.ilink1);
  1412. IWL_ERR(priv, "0x%08X | interruptlink2\n", table.ilink2);
  1413. IWL_ERR(priv, "0x%08X | data1\n", table.data1);
  1414. IWL_ERR(priv, "0x%08X | data2\n", table.data2);
  1415. IWL_ERR(priv, "0x%08X | line\n", table.line);
  1416. IWL_ERR(priv, "0x%08X | beacon time\n", table.bcon_time);
  1417. IWL_ERR(priv, "0x%08X | tsf low\n", table.tsf_low);
  1418. IWL_ERR(priv, "0x%08X | tsf hi\n", table.tsf_hi);
  1419. IWL_ERR(priv, "0x%08X | time gp1\n", table.gp1);
  1420. IWL_ERR(priv, "0x%08X | time gp2\n", table.gp2);
  1421. IWL_ERR(priv, "0x%08X | time gp3\n", table.gp3);
  1422. IWL_ERR(priv, "0x%08X | uCode version\n", table.ucode_ver);
  1423. IWL_ERR(priv, "0x%08X | hw version\n", table.hw_ver);
  1424. IWL_ERR(priv, "0x%08X | board version\n", table.brd_ver);
  1425. IWL_ERR(priv, "0x%08X | hcmd\n", table.hcmd);
  1426. }
  1427. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1428. /**
  1429. * iwl_print_event_log - Dump error event log to syslog
  1430. *
  1431. */
  1432. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1433. u32 num_events, u32 mode,
  1434. int pos, char **buf, size_t bufsz)
  1435. {
  1436. u32 i;
  1437. u32 base; /* SRAM byte address of event log header */
  1438. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1439. u32 ptr; /* SRAM byte address of log data */
  1440. u32 ev, time, data; /* event log data */
  1441. unsigned long reg_flags;
  1442. if (num_events == 0)
  1443. return pos;
  1444. base = priv->device_pointers.log_event_table;
  1445. if (priv->ucode_type == IWL_UCODE_INIT) {
  1446. if (!base)
  1447. base = priv->_agn.init_evtlog_ptr;
  1448. } else {
  1449. if (!base)
  1450. base = priv->_agn.inst_evtlog_ptr;
  1451. }
  1452. if (mode == 0)
  1453. event_size = 2 * sizeof(u32);
  1454. else
  1455. event_size = 3 * sizeof(u32);
  1456. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1457. /* Make sure device is powered up for SRAM reads */
  1458. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1459. iwl_grab_nic_access(priv);
  1460. /* Set starting address; reads will auto-increment */
  1461. iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1462. rmb();
  1463. /* "time" is actually "data" for mode 0 (no timestamp).
  1464. * place event id # at far right for easier visual parsing. */
  1465. for (i = 0; i < num_events; i++) {
  1466. ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1467. time = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1468. if (mode == 0) {
  1469. /* data, ev */
  1470. if (bufsz) {
  1471. pos += scnprintf(*buf + pos, bufsz - pos,
  1472. "EVT_LOG:0x%08x:%04u\n",
  1473. time, ev);
  1474. } else {
  1475. trace_iwlwifi_dev_ucode_event(priv, 0,
  1476. time, ev);
  1477. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1478. time, ev);
  1479. }
  1480. } else {
  1481. data = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1482. if (bufsz) {
  1483. pos += scnprintf(*buf + pos, bufsz - pos,
  1484. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1485. time, data, ev);
  1486. } else {
  1487. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1488. time, data, ev);
  1489. trace_iwlwifi_dev_ucode_event(priv, time,
  1490. data, ev);
  1491. }
  1492. }
  1493. }
  1494. /* Allow device to power down */
  1495. iwl_release_nic_access(priv);
  1496. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1497. return pos;
  1498. }
  1499. /**
  1500. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1501. */
  1502. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1503. u32 num_wraps, u32 next_entry,
  1504. u32 size, u32 mode,
  1505. int pos, char **buf, size_t bufsz)
  1506. {
  1507. /*
  1508. * display the newest DEFAULT_LOG_ENTRIES entries
  1509. * i.e the entries just before the next ont that uCode would fill.
  1510. */
  1511. if (num_wraps) {
  1512. if (next_entry < size) {
  1513. pos = iwl_print_event_log(priv,
  1514. capacity - (size - next_entry),
  1515. size - next_entry, mode,
  1516. pos, buf, bufsz);
  1517. pos = iwl_print_event_log(priv, 0,
  1518. next_entry, mode,
  1519. pos, buf, bufsz);
  1520. } else
  1521. pos = iwl_print_event_log(priv, next_entry - size,
  1522. size, mode, pos, buf, bufsz);
  1523. } else {
  1524. if (next_entry < size) {
  1525. pos = iwl_print_event_log(priv, 0, next_entry,
  1526. mode, pos, buf, bufsz);
  1527. } else {
  1528. pos = iwl_print_event_log(priv, next_entry - size,
  1529. size, mode, pos, buf, bufsz);
  1530. }
  1531. }
  1532. return pos;
  1533. }
  1534. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1535. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1536. char **buf, bool display)
  1537. {
  1538. u32 base; /* SRAM byte address of event log header */
  1539. u32 capacity; /* event log capacity in # entries */
  1540. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1541. u32 num_wraps; /* # times uCode wrapped to top of log */
  1542. u32 next_entry; /* index of next entry to be written by uCode */
  1543. u32 size; /* # entries that we'll print */
  1544. u32 logsize;
  1545. int pos = 0;
  1546. size_t bufsz = 0;
  1547. base = priv->device_pointers.log_event_table;
  1548. if (priv->ucode_type == IWL_UCODE_INIT) {
  1549. logsize = priv->_agn.init_evtlog_size;
  1550. if (!base)
  1551. base = priv->_agn.init_evtlog_ptr;
  1552. } else {
  1553. logsize = priv->_agn.inst_evtlog_size;
  1554. if (!base)
  1555. base = priv->_agn.inst_evtlog_ptr;
  1556. }
  1557. if (!iwlagn_hw_valid_rtc_data_addr(base)) {
  1558. IWL_ERR(priv,
  1559. "Invalid event log pointer 0x%08X for %s uCode\n",
  1560. base,
  1561. (priv->ucode_type == IWL_UCODE_INIT)
  1562. ? "Init" : "RT");
  1563. return -EINVAL;
  1564. }
  1565. /* event log header */
  1566. capacity = iwl_read_targ_mem(priv, base);
  1567. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1568. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1569. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1570. if (capacity > logsize) {
  1571. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1572. capacity, logsize);
  1573. capacity = logsize;
  1574. }
  1575. if (next_entry > logsize) {
  1576. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1577. next_entry, logsize);
  1578. next_entry = logsize;
  1579. }
  1580. size = num_wraps ? capacity : next_entry;
  1581. /* bail out if nothing in log */
  1582. if (size == 0) {
  1583. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1584. return pos;
  1585. }
  1586. /* enable/disable bt channel inhibition */
  1587. priv->bt_ch_announce = iwlagn_bt_ch_announce;
  1588. #ifdef CONFIG_IWLWIFI_DEBUG
  1589. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1590. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1591. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1592. #else
  1593. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1594. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1595. #endif
  1596. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1597. size);
  1598. #ifdef CONFIG_IWLWIFI_DEBUG
  1599. if (display) {
  1600. if (full_log)
  1601. bufsz = capacity * 48;
  1602. else
  1603. bufsz = size * 48;
  1604. *buf = kmalloc(bufsz, GFP_KERNEL);
  1605. if (!*buf)
  1606. return -ENOMEM;
  1607. }
  1608. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1609. /*
  1610. * if uCode has wrapped back to top of log,
  1611. * start at the oldest entry,
  1612. * i.e the next one that uCode would fill.
  1613. */
  1614. if (num_wraps)
  1615. pos = iwl_print_event_log(priv, next_entry,
  1616. capacity - next_entry, mode,
  1617. pos, buf, bufsz);
  1618. /* (then/else) start at top of log */
  1619. pos = iwl_print_event_log(priv, 0,
  1620. next_entry, mode, pos, buf, bufsz);
  1621. } else
  1622. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1623. next_entry, size, mode,
  1624. pos, buf, bufsz);
  1625. #else
  1626. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1627. next_entry, size, mode,
  1628. pos, buf, bufsz);
  1629. #endif
  1630. return pos;
  1631. }
  1632. static void iwl_rf_kill_ct_config(struct iwl_priv *priv)
  1633. {
  1634. struct iwl_ct_kill_config cmd;
  1635. struct iwl_ct_kill_throttling_config adv_cmd;
  1636. unsigned long flags;
  1637. int ret = 0;
  1638. spin_lock_irqsave(&priv->lock, flags);
  1639. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1640. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  1641. spin_unlock_irqrestore(&priv->lock, flags);
  1642. priv->thermal_throttle.ct_kill_toggle = false;
  1643. if (priv->cfg->base_params->support_ct_kill_exit) {
  1644. adv_cmd.critical_temperature_enter =
  1645. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1646. adv_cmd.critical_temperature_exit =
  1647. cpu_to_le32(priv->hw_params.ct_kill_exit_threshold);
  1648. ret = trans_send_cmd_pdu(priv,
  1649. REPLY_CT_KILL_CONFIG_CMD,
  1650. CMD_SYNC, sizeof(adv_cmd), &adv_cmd);
  1651. if (ret)
  1652. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1653. else
  1654. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1655. "succeeded, "
  1656. "critical temperature enter is %d,"
  1657. "exit is %d\n",
  1658. priv->hw_params.ct_kill_threshold,
  1659. priv->hw_params.ct_kill_exit_threshold);
  1660. } else {
  1661. cmd.critical_temperature_R =
  1662. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1663. ret = trans_send_cmd_pdu(priv,
  1664. REPLY_CT_KILL_CONFIG_CMD,
  1665. CMD_SYNC, sizeof(cmd), &cmd);
  1666. if (ret)
  1667. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1668. else
  1669. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1670. "succeeded, "
  1671. "critical temperature is %d\n",
  1672. priv->hw_params.ct_kill_threshold);
  1673. }
  1674. }
  1675. static int iwlagn_send_calib_cfg_rt(struct iwl_priv *priv, u32 cfg)
  1676. {
  1677. struct iwl_calib_cfg_cmd calib_cfg_cmd;
  1678. struct iwl_host_cmd cmd = {
  1679. .id = CALIBRATION_CFG_CMD,
  1680. .len = { sizeof(struct iwl_calib_cfg_cmd), },
  1681. .data = { &calib_cfg_cmd, },
  1682. };
  1683. memset(&calib_cfg_cmd, 0, sizeof(calib_cfg_cmd));
  1684. calib_cfg_cmd.ucd_calib_cfg.once.is_enable = IWL_CALIB_INIT_CFG_ALL;
  1685. calib_cfg_cmd.ucd_calib_cfg.once.start = cpu_to_le32(cfg);
  1686. return trans_send_cmd(priv, &cmd);
  1687. }
  1688. static int iwlagn_send_tx_ant_config(struct iwl_priv *priv, u8 valid_tx_ant)
  1689. {
  1690. struct iwl_tx_ant_config_cmd tx_ant_cmd = {
  1691. .valid = cpu_to_le32(valid_tx_ant),
  1692. };
  1693. if (IWL_UCODE_API(priv->ucode_ver) > 1) {
  1694. IWL_DEBUG_HC(priv, "select valid tx ant: %u\n", valid_tx_ant);
  1695. return trans_send_cmd_pdu(priv,
  1696. TX_ANT_CONFIGURATION_CMD,
  1697. CMD_SYNC,
  1698. sizeof(struct iwl_tx_ant_config_cmd),
  1699. &tx_ant_cmd);
  1700. } else {
  1701. IWL_DEBUG_HC(priv, "TX_ANT_CONFIGURATION_CMD not supported\n");
  1702. return -EOPNOTSUPP;
  1703. }
  1704. }
  1705. /**
  1706. * iwl_alive_start - called after REPLY_ALIVE notification received
  1707. * from protocol/runtime uCode (initialization uCode's
  1708. * Alive gets handled by iwl_init_alive_start()).
  1709. */
  1710. int iwl_alive_start(struct iwl_priv *priv)
  1711. {
  1712. int ret = 0;
  1713. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  1714. iwl_reset_ict(priv);
  1715. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1716. /* After the ALIVE response, we can send host commands to the uCode */
  1717. set_bit(STATUS_ALIVE, &priv->status);
  1718. /* Enable watchdog to monitor the driver tx queues */
  1719. iwl_setup_watchdog(priv);
  1720. if (iwl_is_rfkill(priv))
  1721. return -ERFKILL;
  1722. /* download priority table before any calibration request */
  1723. if (priv->cfg->bt_params &&
  1724. priv->cfg->bt_params->advanced_bt_coexist) {
  1725. /* Configure Bluetooth device coexistence support */
  1726. if (priv->cfg->bt_params->bt_sco_disable)
  1727. priv->bt_enable_pspoll = false;
  1728. else
  1729. priv->bt_enable_pspoll = true;
  1730. priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK;
  1731. priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT;
  1732. priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT;
  1733. iwlagn_send_advance_bt_config(priv);
  1734. priv->bt_valid = IWLAGN_BT_VALID_ENABLE_FLAGS;
  1735. priv->cur_rssi_ctx = NULL;
  1736. iwlagn_send_prio_tbl(priv);
  1737. /* FIXME: w/a to force change uCode BT state machine */
  1738. ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_OPEN,
  1739. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  1740. if (ret)
  1741. return ret;
  1742. ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_CLOSE,
  1743. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  1744. if (ret)
  1745. return ret;
  1746. } else {
  1747. /*
  1748. * default is 2-wire BT coexexistence support
  1749. */
  1750. iwl_send_bt_config(priv);
  1751. }
  1752. if (priv->hw_params.calib_rt_cfg)
  1753. iwlagn_send_calib_cfg_rt(priv, priv->hw_params.calib_rt_cfg);
  1754. ieee80211_wake_queues(priv->hw);
  1755. priv->active_rate = IWL_RATES_MASK;
  1756. /* Configure Tx antenna selection based on H/W config */
  1757. iwlagn_send_tx_ant_config(priv, priv->cfg->valid_tx_ant);
  1758. if (iwl_is_associated_ctx(ctx)) {
  1759. struct iwl_rxon_cmd *active_rxon =
  1760. (struct iwl_rxon_cmd *)&ctx->active;
  1761. /* apply any changes in staging */
  1762. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1763. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1764. } else {
  1765. struct iwl_rxon_context *tmp;
  1766. /* Initialize our rx_config data */
  1767. for_each_context(priv, tmp)
  1768. iwl_connection_init_rx_config(priv, tmp);
  1769. iwlagn_set_rxon_chain(priv, ctx);
  1770. }
  1771. iwl_reset_run_time_calib(priv);
  1772. set_bit(STATUS_READY, &priv->status);
  1773. /* Configure the adapter for unassociated operation */
  1774. ret = iwlagn_commit_rxon(priv, ctx);
  1775. if (ret)
  1776. return ret;
  1777. /* At this point, the NIC is initialized and operational */
  1778. iwl_rf_kill_ct_config(priv);
  1779. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1780. return iwl_power_update_mode(priv, true);
  1781. }
  1782. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1783. static void __iwl_down(struct iwl_priv *priv)
  1784. {
  1785. int exit_pending;
  1786. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1787. iwl_scan_cancel_timeout(priv, 200);
  1788. exit_pending = test_and_set_bit(STATUS_EXIT_PENDING, &priv->status);
  1789. /* Stop TX queues watchdog. We need to have STATUS_EXIT_PENDING bit set
  1790. * to prevent rearm timer */
  1791. del_timer_sync(&priv->watchdog);
  1792. iwl_clear_ucode_stations(priv, NULL);
  1793. iwl_dealloc_bcast_stations(priv);
  1794. iwl_clear_driver_stations(priv);
  1795. /* reset BT coex data */
  1796. priv->bt_status = 0;
  1797. priv->cur_rssi_ctx = NULL;
  1798. priv->bt_is_sco = 0;
  1799. if (priv->cfg->bt_params)
  1800. priv->bt_traffic_load =
  1801. priv->cfg->bt_params->bt_init_traffic_load;
  1802. else
  1803. priv->bt_traffic_load = 0;
  1804. priv->bt_full_concurrent = false;
  1805. priv->bt_ci_compliance = 0;
  1806. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1807. * exiting the module */
  1808. if (!exit_pending)
  1809. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1810. if (priv->mac80211_registered)
  1811. ieee80211_stop_queues(priv->hw);
  1812. /* Clear out all status bits but a few that are stable across reset */
  1813. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1814. STATUS_RF_KILL_HW |
  1815. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1816. STATUS_GEO_CONFIGURED |
  1817. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1818. STATUS_FW_ERROR |
  1819. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1820. STATUS_EXIT_PENDING;
  1821. iwlagn_stop_device(priv);
  1822. dev_kfree_skb(priv->beacon_skb);
  1823. priv->beacon_skb = NULL;
  1824. }
  1825. static void iwl_down(struct iwl_priv *priv)
  1826. {
  1827. mutex_lock(&priv->mutex);
  1828. __iwl_down(priv);
  1829. mutex_unlock(&priv->mutex);
  1830. iwl_cancel_deferred_work(priv);
  1831. }
  1832. #define HW_READY_TIMEOUT (50)
  1833. /* Note: returns poll_bit return value, which is >= 0 if success */
  1834. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1835. {
  1836. int ret;
  1837. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1838. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1839. /* See if we got it */
  1840. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1841. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1842. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1843. HW_READY_TIMEOUT);
  1844. IWL_DEBUG_INFO(priv, "hardware%s ready\n", ret < 0 ? " not" : "");
  1845. return ret;
  1846. }
  1847. /* Note: returns standard 0/-ERROR code */
  1848. int iwl_prepare_card_hw(struct iwl_priv *priv)
  1849. {
  1850. int ret;
  1851. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  1852. ret = iwl_set_hw_ready(priv);
  1853. if (ret >= 0)
  1854. return 0;
  1855. /* If HW is not ready, prepare the conditions to check again */
  1856. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1857. CSR_HW_IF_CONFIG_REG_PREPARE);
  1858. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1859. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1860. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1861. if (ret < 0)
  1862. return ret;
  1863. /* HW should be ready by now, check again. */
  1864. ret = iwl_set_hw_ready(priv);
  1865. if (ret >= 0)
  1866. return 0;
  1867. return ret;
  1868. }
  1869. #define MAX_HW_RESTARTS 5
  1870. static int __iwl_up(struct iwl_priv *priv)
  1871. {
  1872. struct iwl_rxon_context *ctx;
  1873. int ret;
  1874. lockdep_assert_held(&priv->mutex);
  1875. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1876. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1877. return -EIO;
  1878. }
  1879. for_each_context(priv, ctx) {
  1880. ret = iwlagn_alloc_bcast_station(priv, ctx);
  1881. if (ret) {
  1882. iwl_dealloc_bcast_stations(priv);
  1883. return ret;
  1884. }
  1885. }
  1886. ret = iwlagn_run_init_ucode(priv);
  1887. if (ret) {
  1888. IWL_ERR(priv, "Failed to run INIT ucode: %d\n", ret);
  1889. goto error;
  1890. }
  1891. ret = iwlagn_load_ucode_wait_alive(priv,
  1892. &priv->ucode_rt,
  1893. IWL_UCODE_REGULAR);
  1894. if (ret) {
  1895. IWL_ERR(priv, "Failed to start RT ucode: %d\n", ret);
  1896. goto error;
  1897. }
  1898. ret = iwl_alive_start(priv);
  1899. if (ret)
  1900. goto error;
  1901. return 0;
  1902. error:
  1903. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1904. __iwl_down(priv);
  1905. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1906. IWL_ERR(priv, "Unable to initialize device.\n");
  1907. return ret;
  1908. }
  1909. /*****************************************************************************
  1910. *
  1911. * Workqueue callbacks
  1912. *
  1913. *****************************************************************************/
  1914. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1915. {
  1916. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1917. run_time_calib_work);
  1918. mutex_lock(&priv->mutex);
  1919. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1920. test_bit(STATUS_SCANNING, &priv->status)) {
  1921. mutex_unlock(&priv->mutex);
  1922. return;
  1923. }
  1924. if (priv->start_calib) {
  1925. iwl_chain_noise_calibration(priv);
  1926. iwl_sensitivity_calibration(priv);
  1927. }
  1928. mutex_unlock(&priv->mutex);
  1929. }
  1930. static void iwlagn_prepare_restart(struct iwl_priv *priv)
  1931. {
  1932. struct iwl_rxon_context *ctx;
  1933. bool bt_full_concurrent;
  1934. u8 bt_ci_compliance;
  1935. u8 bt_load;
  1936. u8 bt_status;
  1937. bool bt_is_sco;
  1938. lockdep_assert_held(&priv->mutex);
  1939. for_each_context(priv, ctx)
  1940. ctx->vif = NULL;
  1941. priv->is_open = 0;
  1942. /*
  1943. * __iwl_down() will clear the BT status variables,
  1944. * which is correct, but when we restart we really
  1945. * want to keep them so restore them afterwards.
  1946. *
  1947. * The restart process will later pick them up and
  1948. * re-configure the hw when we reconfigure the BT
  1949. * command.
  1950. */
  1951. bt_full_concurrent = priv->bt_full_concurrent;
  1952. bt_ci_compliance = priv->bt_ci_compliance;
  1953. bt_load = priv->bt_traffic_load;
  1954. bt_status = priv->bt_status;
  1955. bt_is_sco = priv->bt_is_sco;
  1956. __iwl_down(priv);
  1957. priv->bt_full_concurrent = bt_full_concurrent;
  1958. priv->bt_ci_compliance = bt_ci_compliance;
  1959. priv->bt_traffic_load = bt_load;
  1960. priv->bt_status = bt_status;
  1961. priv->bt_is_sco = bt_is_sco;
  1962. }
  1963. static void iwl_bg_restart(struct work_struct *data)
  1964. {
  1965. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1966. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1967. return;
  1968. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  1969. mutex_lock(&priv->mutex);
  1970. iwlagn_prepare_restart(priv);
  1971. mutex_unlock(&priv->mutex);
  1972. iwl_cancel_deferred_work(priv);
  1973. ieee80211_restart_hw(priv->hw);
  1974. } else {
  1975. WARN_ON(1);
  1976. }
  1977. }
  1978. static void iwl_bg_rx_replenish(struct work_struct *data)
  1979. {
  1980. struct iwl_priv *priv =
  1981. container_of(data, struct iwl_priv, rx_replenish);
  1982. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1983. return;
  1984. mutex_lock(&priv->mutex);
  1985. iwlagn_rx_replenish(priv);
  1986. mutex_unlock(&priv->mutex);
  1987. }
  1988. static int iwl_mac_offchannel_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
  1989. struct ieee80211_channel *chan,
  1990. enum nl80211_channel_type channel_type,
  1991. unsigned int wait)
  1992. {
  1993. struct iwl_priv *priv = hw->priv;
  1994. int ret;
  1995. /* Not supported if we don't have PAN */
  1996. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN))) {
  1997. ret = -EOPNOTSUPP;
  1998. goto free;
  1999. }
  2000. /* Not supported on pre-P2P firmware */
  2001. if (!(priv->contexts[IWL_RXON_CTX_PAN].interface_modes &
  2002. BIT(NL80211_IFTYPE_P2P_CLIENT))) {
  2003. ret = -EOPNOTSUPP;
  2004. goto free;
  2005. }
  2006. mutex_lock(&priv->mutex);
  2007. if (!priv->contexts[IWL_RXON_CTX_PAN].is_active) {
  2008. /*
  2009. * If the PAN context is free, use the normal
  2010. * way of doing remain-on-channel offload + TX.
  2011. */
  2012. ret = 1;
  2013. goto out;
  2014. }
  2015. /* TODO: queue up if scanning? */
  2016. if (test_bit(STATUS_SCANNING, &priv->status) ||
  2017. priv->_agn.offchan_tx_skb) {
  2018. ret = -EBUSY;
  2019. goto out;
  2020. }
  2021. /*
  2022. * max_scan_ie_len doesn't include the blank SSID or the header,
  2023. * so need to add that again here.
  2024. */
  2025. if (skb->len > hw->wiphy->max_scan_ie_len + 24 + 2) {
  2026. ret = -ENOBUFS;
  2027. goto out;
  2028. }
  2029. priv->_agn.offchan_tx_skb = skb;
  2030. priv->_agn.offchan_tx_timeout = wait;
  2031. priv->_agn.offchan_tx_chan = chan;
  2032. ret = iwl_scan_initiate(priv, priv->contexts[IWL_RXON_CTX_PAN].vif,
  2033. IWL_SCAN_OFFCH_TX, chan->band);
  2034. if (ret)
  2035. priv->_agn.offchan_tx_skb = NULL;
  2036. out:
  2037. mutex_unlock(&priv->mutex);
  2038. free:
  2039. if (ret < 0)
  2040. kfree_skb(skb);
  2041. return ret;
  2042. }
  2043. static int iwl_mac_offchannel_tx_cancel_wait(struct ieee80211_hw *hw)
  2044. {
  2045. struct iwl_priv *priv = hw->priv;
  2046. int ret;
  2047. mutex_lock(&priv->mutex);
  2048. if (!priv->_agn.offchan_tx_skb) {
  2049. ret = -EINVAL;
  2050. goto unlock;
  2051. }
  2052. priv->_agn.offchan_tx_skb = NULL;
  2053. ret = iwl_scan_cancel_timeout(priv, 200);
  2054. if (ret)
  2055. ret = -EIO;
  2056. unlock:
  2057. mutex_unlock(&priv->mutex);
  2058. return ret;
  2059. }
  2060. /*****************************************************************************
  2061. *
  2062. * mac80211 entry point functions
  2063. *
  2064. *****************************************************************************/
  2065. static const struct ieee80211_iface_limit iwlagn_sta_ap_limits[] = {
  2066. {
  2067. .max = 1,
  2068. .types = BIT(NL80211_IFTYPE_STATION),
  2069. },
  2070. {
  2071. .max = 1,
  2072. .types = BIT(NL80211_IFTYPE_AP),
  2073. },
  2074. };
  2075. static const struct ieee80211_iface_limit iwlagn_2sta_limits[] = {
  2076. {
  2077. .max = 2,
  2078. .types = BIT(NL80211_IFTYPE_STATION),
  2079. },
  2080. };
  2081. static const struct ieee80211_iface_limit iwlagn_p2p_sta_go_limits[] = {
  2082. {
  2083. .max = 1,
  2084. .types = BIT(NL80211_IFTYPE_STATION),
  2085. },
  2086. {
  2087. .max = 1,
  2088. .types = BIT(NL80211_IFTYPE_P2P_GO) |
  2089. BIT(NL80211_IFTYPE_AP),
  2090. },
  2091. };
  2092. static const struct ieee80211_iface_limit iwlagn_p2p_2sta_limits[] = {
  2093. {
  2094. .max = 2,
  2095. .types = BIT(NL80211_IFTYPE_STATION),
  2096. },
  2097. {
  2098. .max = 1,
  2099. .types = BIT(NL80211_IFTYPE_P2P_CLIENT),
  2100. },
  2101. };
  2102. static const struct ieee80211_iface_combination
  2103. iwlagn_iface_combinations_dualmode[] = {
  2104. { .num_different_channels = 1,
  2105. .max_interfaces = 2,
  2106. .beacon_int_infra_match = true,
  2107. .limits = iwlagn_sta_ap_limits,
  2108. .n_limits = ARRAY_SIZE(iwlagn_sta_ap_limits),
  2109. },
  2110. { .num_different_channels = 1,
  2111. .max_interfaces = 2,
  2112. .limits = iwlagn_2sta_limits,
  2113. .n_limits = ARRAY_SIZE(iwlagn_2sta_limits),
  2114. },
  2115. };
  2116. static const struct ieee80211_iface_combination
  2117. iwlagn_iface_combinations_p2p[] = {
  2118. { .num_different_channels = 1,
  2119. .max_interfaces = 2,
  2120. .beacon_int_infra_match = true,
  2121. .limits = iwlagn_p2p_sta_go_limits,
  2122. .n_limits = ARRAY_SIZE(iwlagn_p2p_sta_go_limits),
  2123. },
  2124. { .num_different_channels = 1,
  2125. .max_interfaces = 2,
  2126. .limits = iwlagn_p2p_2sta_limits,
  2127. .n_limits = ARRAY_SIZE(iwlagn_p2p_2sta_limits),
  2128. },
  2129. };
  2130. /*
  2131. * Not a mac80211 entry point function, but it fits in with all the
  2132. * other mac80211 functions grouped here.
  2133. */
  2134. static int iwl_mac_setup_register(struct iwl_priv *priv,
  2135. struct iwlagn_ucode_capabilities *capa)
  2136. {
  2137. int ret;
  2138. struct ieee80211_hw *hw = priv->hw;
  2139. struct iwl_rxon_context *ctx;
  2140. hw->rate_control_algorithm = "iwl-agn-rs";
  2141. /* Tell mac80211 our characteristics */
  2142. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2143. IEEE80211_HW_AMPDU_AGGREGATION |
  2144. IEEE80211_HW_NEED_DTIM_PERIOD |
  2145. IEEE80211_HW_SPECTRUM_MGMT |
  2146. IEEE80211_HW_REPORTS_TX_ACK_STATUS;
  2147. hw->max_tx_aggregation_subframes = LINK_QUAL_AGG_FRAME_LIMIT_DEF;
  2148. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2149. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2150. if (priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE)
  2151. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2152. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2153. if (capa->flags & IWL_UCODE_TLV_FLAGS_MFP)
  2154. hw->flags |= IEEE80211_HW_MFP_CAPABLE;
  2155. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2156. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  2157. for_each_context(priv, ctx) {
  2158. hw->wiphy->interface_modes |= ctx->interface_modes;
  2159. hw->wiphy->interface_modes |= ctx->exclusive_interface_modes;
  2160. }
  2161. BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
  2162. if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_P2P_CLIENT)) {
  2163. hw->wiphy->iface_combinations = iwlagn_iface_combinations_p2p;
  2164. hw->wiphy->n_iface_combinations =
  2165. ARRAY_SIZE(iwlagn_iface_combinations_p2p);
  2166. } else if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_AP)) {
  2167. hw->wiphy->iface_combinations = iwlagn_iface_combinations_dualmode;
  2168. hw->wiphy->n_iface_combinations =
  2169. ARRAY_SIZE(iwlagn_iface_combinations_dualmode);
  2170. }
  2171. hw->wiphy->max_remain_on_channel_duration = 1000;
  2172. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2173. WIPHY_FLAG_DISABLE_BEACON_HINTS |
  2174. WIPHY_FLAG_IBSS_RSN;
  2175. if (iwlagn_mod_params.power_save)
  2176. hw->wiphy->flags |= WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2177. else
  2178. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2179. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2180. /* we create the 802.11 header and a zero-length SSID element */
  2181. hw->wiphy->max_scan_ie_len = capa->max_probe_length - 24 - 2;
  2182. /* Default value; 4 EDCA QOS priorities */
  2183. hw->queues = 4;
  2184. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2185. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2186. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2187. &priv->bands[IEEE80211_BAND_2GHZ];
  2188. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2189. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2190. &priv->bands[IEEE80211_BAND_5GHZ];
  2191. iwl_leds_init(priv);
  2192. ret = ieee80211_register_hw(priv->hw);
  2193. if (ret) {
  2194. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2195. return ret;
  2196. }
  2197. priv->mac80211_registered = 1;
  2198. return 0;
  2199. }
  2200. static int iwlagn_mac_start(struct ieee80211_hw *hw)
  2201. {
  2202. struct iwl_priv *priv = hw->priv;
  2203. int ret;
  2204. IWL_DEBUG_MAC80211(priv, "enter\n");
  2205. /* we should be verifying the device is ready to be opened */
  2206. mutex_lock(&priv->mutex);
  2207. ret = __iwl_up(priv);
  2208. mutex_unlock(&priv->mutex);
  2209. if (ret)
  2210. return ret;
  2211. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2212. /* Now we should be done, and the READY bit should be set. */
  2213. if (WARN_ON(!test_bit(STATUS_READY, &priv->status)))
  2214. ret = -EIO;
  2215. iwlagn_led_enable(priv);
  2216. priv->is_open = 1;
  2217. IWL_DEBUG_MAC80211(priv, "leave\n");
  2218. return 0;
  2219. }
  2220. static void iwlagn_mac_stop(struct ieee80211_hw *hw)
  2221. {
  2222. struct iwl_priv *priv = hw->priv;
  2223. IWL_DEBUG_MAC80211(priv, "enter\n");
  2224. if (!priv->is_open)
  2225. return;
  2226. priv->is_open = 0;
  2227. iwl_down(priv);
  2228. flush_workqueue(priv->workqueue);
  2229. /* User space software may expect getting rfkill changes
  2230. * even if interface is down */
  2231. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2232. iwl_enable_rfkill_int(priv);
  2233. IWL_DEBUG_MAC80211(priv, "leave\n");
  2234. }
  2235. static void iwlagn_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2236. {
  2237. struct iwl_priv *priv = hw->priv;
  2238. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2239. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2240. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2241. if (iwlagn_tx_skb(priv, skb))
  2242. dev_kfree_skb_any(skb);
  2243. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2244. }
  2245. static void iwlagn_mac_update_tkip_key(struct ieee80211_hw *hw,
  2246. struct ieee80211_vif *vif,
  2247. struct ieee80211_key_conf *keyconf,
  2248. struct ieee80211_sta *sta,
  2249. u32 iv32, u16 *phase1key)
  2250. {
  2251. struct iwl_priv *priv = hw->priv;
  2252. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2253. IWL_DEBUG_MAC80211(priv, "enter\n");
  2254. iwl_update_tkip_key(priv, vif_priv->ctx, keyconf, sta,
  2255. iv32, phase1key);
  2256. IWL_DEBUG_MAC80211(priv, "leave\n");
  2257. }
  2258. static int iwlagn_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2259. struct ieee80211_vif *vif,
  2260. struct ieee80211_sta *sta,
  2261. struct ieee80211_key_conf *key)
  2262. {
  2263. struct iwl_priv *priv = hw->priv;
  2264. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2265. struct iwl_rxon_context *ctx = vif_priv->ctx;
  2266. int ret;
  2267. u8 sta_id;
  2268. bool is_default_wep_key = false;
  2269. IWL_DEBUG_MAC80211(priv, "enter\n");
  2270. if (iwlagn_mod_params.sw_crypto) {
  2271. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2272. return -EOPNOTSUPP;
  2273. }
  2274. /*
  2275. * To support IBSS RSN, don't program group keys in IBSS, the
  2276. * hardware will then not attempt to decrypt the frames.
  2277. */
  2278. if (vif->type == NL80211_IFTYPE_ADHOC &&
  2279. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE))
  2280. return -EOPNOTSUPP;
  2281. sta_id = iwl_sta_id_or_broadcast(priv, vif_priv->ctx, sta);
  2282. if (sta_id == IWL_INVALID_STATION)
  2283. return -EINVAL;
  2284. mutex_lock(&priv->mutex);
  2285. iwl_scan_cancel_timeout(priv, 100);
  2286. /*
  2287. * If we are getting WEP group key and we didn't receive any key mapping
  2288. * so far, we are in legacy wep mode (group key only), otherwise we are
  2289. * in 1X mode.
  2290. * In legacy wep mode, we use another host command to the uCode.
  2291. */
  2292. if ((key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
  2293. key->cipher == WLAN_CIPHER_SUITE_WEP104) &&
  2294. !sta) {
  2295. if (cmd == SET_KEY)
  2296. is_default_wep_key = !ctx->key_mapping_keys;
  2297. else
  2298. is_default_wep_key =
  2299. (key->hw_key_idx == HW_KEY_DEFAULT);
  2300. }
  2301. switch (cmd) {
  2302. case SET_KEY:
  2303. if (is_default_wep_key)
  2304. ret = iwl_set_default_wep_key(priv, vif_priv->ctx, key);
  2305. else
  2306. ret = iwl_set_dynamic_key(priv, vif_priv->ctx,
  2307. key, sta_id);
  2308. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2309. break;
  2310. case DISABLE_KEY:
  2311. if (is_default_wep_key)
  2312. ret = iwl_remove_default_wep_key(priv, ctx, key);
  2313. else
  2314. ret = iwl_remove_dynamic_key(priv, ctx, key, sta_id);
  2315. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2316. break;
  2317. default:
  2318. ret = -EINVAL;
  2319. }
  2320. mutex_unlock(&priv->mutex);
  2321. IWL_DEBUG_MAC80211(priv, "leave\n");
  2322. return ret;
  2323. }
  2324. static int iwlagn_mac_ampdu_action(struct ieee80211_hw *hw,
  2325. struct ieee80211_vif *vif,
  2326. enum ieee80211_ampdu_mlme_action action,
  2327. struct ieee80211_sta *sta, u16 tid, u16 *ssn,
  2328. u8 buf_size)
  2329. {
  2330. struct iwl_priv *priv = hw->priv;
  2331. int ret = -EINVAL;
  2332. struct iwl_station_priv *sta_priv = (void *) sta->drv_priv;
  2333. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2334. sta->addr, tid);
  2335. if (!(priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE))
  2336. return -EACCES;
  2337. mutex_lock(&priv->mutex);
  2338. switch (action) {
  2339. case IEEE80211_AMPDU_RX_START:
  2340. IWL_DEBUG_HT(priv, "start Rx\n");
  2341. ret = iwl_sta_rx_agg_start(priv, sta, tid, *ssn);
  2342. break;
  2343. case IEEE80211_AMPDU_RX_STOP:
  2344. IWL_DEBUG_HT(priv, "stop Rx\n");
  2345. ret = iwl_sta_rx_agg_stop(priv, sta, tid);
  2346. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2347. ret = 0;
  2348. break;
  2349. case IEEE80211_AMPDU_TX_START:
  2350. IWL_DEBUG_HT(priv, "start Tx\n");
  2351. ret = iwlagn_tx_agg_start(priv, vif, sta, tid, ssn);
  2352. if (ret == 0) {
  2353. priv->_agn.agg_tids_count++;
  2354. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2355. priv->_agn.agg_tids_count);
  2356. }
  2357. break;
  2358. case IEEE80211_AMPDU_TX_STOP:
  2359. IWL_DEBUG_HT(priv, "stop Tx\n");
  2360. ret = iwlagn_tx_agg_stop(priv, vif, sta, tid);
  2361. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2362. priv->_agn.agg_tids_count--;
  2363. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2364. priv->_agn.agg_tids_count);
  2365. }
  2366. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2367. ret = 0;
  2368. if (priv->cfg->ht_params &&
  2369. priv->cfg->ht_params->use_rts_for_aggregation) {
  2370. /*
  2371. * switch off RTS/CTS if it was previously enabled
  2372. */
  2373. sta_priv->lq_sta.lq.general_params.flags &=
  2374. ~LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK;
  2375. iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif),
  2376. &sta_priv->lq_sta.lq, CMD_ASYNC, false);
  2377. }
  2378. break;
  2379. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2380. buf_size = min_t(int, buf_size, LINK_QUAL_AGG_FRAME_LIMIT_DEF);
  2381. iwlagn_txq_agg_queue_setup(priv, sta, tid, buf_size);
  2382. /*
  2383. * If the limit is 0, then it wasn't initialised yet,
  2384. * use the default. We can do that since we take the
  2385. * minimum below, and we don't want to go above our
  2386. * default due to hardware restrictions.
  2387. */
  2388. if (sta_priv->max_agg_bufsize == 0)
  2389. sta_priv->max_agg_bufsize =
  2390. LINK_QUAL_AGG_FRAME_LIMIT_DEF;
  2391. /*
  2392. * Even though in theory the peer could have different
  2393. * aggregation reorder buffer sizes for different sessions,
  2394. * our ucode doesn't allow for that and has a global limit
  2395. * for each station. Therefore, use the minimum of all the
  2396. * aggregation sessions and our default value.
  2397. */
  2398. sta_priv->max_agg_bufsize =
  2399. min(sta_priv->max_agg_bufsize, buf_size);
  2400. if (priv->cfg->ht_params &&
  2401. priv->cfg->ht_params->use_rts_for_aggregation) {
  2402. /*
  2403. * switch to RTS/CTS if it is the prefer protection
  2404. * method for HT traffic
  2405. */
  2406. sta_priv->lq_sta.lq.general_params.flags |=
  2407. LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK;
  2408. }
  2409. sta_priv->lq_sta.lq.agg_params.agg_frame_cnt_limit =
  2410. sta_priv->max_agg_bufsize;
  2411. iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif),
  2412. &sta_priv->lq_sta.lq, CMD_ASYNC, false);
  2413. IWL_INFO(priv, "Tx aggregation enabled on ra = %pM tid = %d\n",
  2414. sta->addr, tid);
  2415. ret = 0;
  2416. break;
  2417. }
  2418. mutex_unlock(&priv->mutex);
  2419. return ret;
  2420. }
  2421. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2422. struct ieee80211_vif *vif,
  2423. struct ieee80211_sta *sta)
  2424. {
  2425. struct iwl_priv *priv = hw->priv;
  2426. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2427. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2428. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2429. int ret;
  2430. u8 sta_id;
  2431. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2432. sta->addr);
  2433. mutex_lock(&priv->mutex);
  2434. IWL_DEBUG_INFO(priv, "proceeding to add station %pM\n",
  2435. sta->addr);
  2436. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2437. atomic_set(&sta_priv->pending_frames, 0);
  2438. if (vif->type == NL80211_IFTYPE_AP)
  2439. sta_priv->client = true;
  2440. ret = iwl_add_station_common(priv, vif_priv->ctx, sta->addr,
  2441. is_ap, sta, &sta_id);
  2442. if (ret) {
  2443. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2444. sta->addr, ret);
  2445. /* Should we return success if return code is EEXIST ? */
  2446. mutex_unlock(&priv->mutex);
  2447. return ret;
  2448. }
  2449. sta_priv->common.sta_id = sta_id;
  2450. /* Initialize rate scaling */
  2451. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2452. sta->addr);
  2453. iwl_rs_rate_init(priv, sta, sta_id);
  2454. mutex_unlock(&priv->mutex);
  2455. return 0;
  2456. }
  2457. static void iwlagn_mac_channel_switch(struct ieee80211_hw *hw,
  2458. struct ieee80211_channel_switch *ch_switch)
  2459. {
  2460. struct iwl_priv *priv = hw->priv;
  2461. const struct iwl_channel_info *ch_info;
  2462. struct ieee80211_conf *conf = &hw->conf;
  2463. struct ieee80211_channel *channel = ch_switch->channel;
  2464. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  2465. /*
  2466. * MULTI-FIXME
  2467. * When we add support for multiple interfaces, we need to
  2468. * revisit this. The channel switch command in the device
  2469. * only affects the BSS context, but what does that really
  2470. * mean? And what if we get a CSA on the second interface?
  2471. * This needs a lot of work.
  2472. */
  2473. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2474. u16 ch;
  2475. IWL_DEBUG_MAC80211(priv, "enter\n");
  2476. mutex_lock(&priv->mutex);
  2477. if (iwl_is_rfkill(priv))
  2478. goto out;
  2479. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2480. test_bit(STATUS_SCANNING, &priv->status) ||
  2481. test_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status))
  2482. goto out;
  2483. if (!iwl_is_associated_ctx(ctx))
  2484. goto out;
  2485. if (!priv->cfg->lib->set_channel_switch)
  2486. goto out;
  2487. ch = channel->hw_value;
  2488. if (le16_to_cpu(ctx->active.channel) == ch)
  2489. goto out;
  2490. ch_info = iwl_get_channel_info(priv, channel->band, ch);
  2491. if (!is_channel_valid(ch_info)) {
  2492. IWL_DEBUG_MAC80211(priv, "invalid channel\n");
  2493. goto out;
  2494. }
  2495. spin_lock_irq(&priv->lock);
  2496. priv->current_ht_config.smps = conf->smps_mode;
  2497. /* Configure HT40 channels */
  2498. ctx->ht.enabled = conf_is_ht(conf);
  2499. if (ctx->ht.enabled) {
  2500. if (conf_is_ht40_minus(conf)) {
  2501. ctx->ht.extension_chan_offset =
  2502. IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  2503. ctx->ht.is_40mhz = true;
  2504. } else if (conf_is_ht40_plus(conf)) {
  2505. ctx->ht.extension_chan_offset =
  2506. IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  2507. ctx->ht.is_40mhz = true;
  2508. } else {
  2509. ctx->ht.extension_chan_offset =
  2510. IEEE80211_HT_PARAM_CHA_SEC_NONE;
  2511. ctx->ht.is_40mhz = false;
  2512. }
  2513. } else
  2514. ctx->ht.is_40mhz = false;
  2515. if ((le16_to_cpu(ctx->staging.channel) != ch))
  2516. ctx->staging.flags = 0;
  2517. iwl_set_rxon_channel(priv, channel, ctx);
  2518. iwl_set_rxon_ht(priv, ht_conf);
  2519. iwl_set_flags_for_band(priv, ctx, channel->band, ctx->vif);
  2520. spin_unlock_irq(&priv->lock);
  2521. iwl_set_rate(priv);
  2522. /*
  2523. * at this point, staging_rxon has the
  2524. * configuration for channel switch
  2525. */
  2526. set_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status);
  2527. priv->switch_channel = cpu_to_le16(ch);
  2528. if (priv->cfg->lib->set_channel_switch(priv, ch_switch)) {
  2529. clear_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status);
  2530. priv->switch_channel = 0;
  2531. ieee80211_chswitch_done(ctx->vif, false);
  2532. }
  2533. out:
  2534. mutex_unlock(&priv->mutex);
  2535. IWL_DEBUG_MAC80211(priv, "leave\n");
  2536. }
  2537. static void iwlagn_configure_filter(struct ieee80211_hw *hw,
  2538. unsigned int changed_flags,
  2539. unsigned int *total_flags,
  2540. u64 multicast)
  2541. {
  2542. struct iwl_priv *priv = hw->priv;
  2543. __le32 filter_or = 0, filter_nand = 0;
  2544. struct iwl_rxon_context *ctx;
  2545. #define CHK(test, flag) do { \
  2546. if (*total_flags & (test)) \
  2547. filter_or |= (flag); \
  2548. else \
  2549. filter_nand |= (flag); \
  2550. } while (0)
  2551. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  2552. changed_flags, *total_flags);
  2553. CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK);
  2554. /* Setting _just_ RXON_FILTER_CTL2HOST_MSK causes FH errors */
  2555. CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_PROMISC_MSK);
  2556. CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
  2557. #undef CHK
  2558. mutex_lock(&priv->mutex);
  2559. for_each_context(priv, ctx) {
  2560. ctx->staging.filter_flags &= ~filter_nand;
  2561. ctx->staging.filter_flags |= filter_or;
  2562. /*
  2563. * Not committing directly because hardware can perform a scan,
  2564. * but we'll eventually commit the filter flags change anyway.
  2565. */
  2566. }
  2567. mutex_unlock(&priv->mutex);
  2568. /*
  2569. * Receiving all multicast frames is always enabled by the
  2570. * default flags setup in iwl_connection_init_rx_config()
  2571. * since we currently do not support programming multicast
  2572. * filters into the device.
  2573. */
  2574. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2575. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2576. }
  2577. static void iwlagn_mac_flush(struct ieee80211_hw *hw, bool drop)
  2578. {
  2579. struct iwl_priv *priv = hw->priv;
  2580. mutex_lock(&priv->mutex);
  2581. IWL_DEBUG_MAC80211(priv, "enter\n");
  2582. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2583. IWL_DEBUG_TX(priv, "Aborting flush due to device shutdown\n");
  2584. goto done;
  2585. }
  2586. if (iwl_is_rfkill(priv)) {
  2587. IWL_DEBUG_TX(priv, "Aborting flush due to RF Kill\n");
  2588. goto done;
  2589. }
  2590. /*
  2591. * mac80211 will not push any more frames for transmit
  2592. * until the flush is completed
  2593. */
  2594. if (drop) {
  2595. IWL_DEBUG_MAC80211(priv, "send flush command\n");
  2596. if (iwlagn_txfifo_flush(priv, IWL_DROP_ALL)) {
  2597. IWL_ERR(priv, "flush request fail\n");
  2598. goto done;
  2599. }
  2600. }
  2601. IWL_DEBUG_MAC80211(priv, "wait transmit/flush all frames\n");
  2602. iwlagn_wait_tx_queue_empty(priv);
  2603. done:
  2604. mutex_unlock(&priv->mutex);
  2605. IWL_DEBUG_MAC80211(priv, "leave\n");
  2606. }
  2607. static void iwlagn_disable_roc(struct iwl_priv *priv)
  2608. {
  2609. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_PAN];
  2610. struct ieee80211_channel *chan = ACCESS_ONCE(priv->hw->conf.channel);
  2611. lockdep_assert_held(&priv->mutex);
  2612. if (!ctx->is_active)
  2613. return;
  2614. ctx->staging.dev_type = RXON_DEV_TYPE_2STA;
  2615. ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2616. iwl_set_rxon_channel(priv, chan, ctx);
  2617. iwl_set_flags_for_band(priv, ctx, chan->band, NULL);
  2618. priv->_agn.hw_roc_channel = NULL;
  2619. iwlagn_commit_rxon(priv, ctx);
  2620. ctx->is_active = false;
  2621. }
  2622. static void iwlagn_bg_roc_done(struct work_struct *work)
  2623. {
  2624. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2625. _agn.hw_roc_work.work);
  2626. mutex_lock(&priv->mutex);
  2627. ieee80211_remain_on_channel_expired(priv->hw);
  2628. iwlagn_disable_roc(priv);
  2629. mutex_unlock(&priv->mutex);
  2630. }
  2631. static int iwl_mac_remain_on_channel(struct ieee80211_hw *hw,
  2632. struct ieee80211_channel *channel,
  2633. enum nl80211_channel_type channel_type,
  2634. int duration)
  2635. {
  2636. struct iwl_priv *priv = hw->priv;
  2637. int err = 0;
  2638. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN)))
  2639. return -EOPNOTSUPP;
  2640. if (!(priv->contexts[IWL_RXON_CTX_PAN].interface_modes &
  2641. BIT(NL80211_IFTYPE_P2P_CLIENT)))
  2642. return -EOPNOTSUPP;
  2643. mutex_lock(&priv->mutex);
  2644. if (priv->contexts[IWL_RXON_CTX_PAN].is_active ||
  2645. test_bit(STATUS_SCAN_HW, &priv->status)) {
  2646. err = -EBUSY;
  2647. goto out;
  2648. }
  2649. priv->contexts[IWL_RXON_CTX_PAN].is_active = true;
  2650. priv->_agn.hw_roc_channel = channel;
  2651. priv->_agn.hw_roc_chantype = channel_type;
  2652. priv->_agn.hw_roc_duration = DIV_ROUND_UP(duration * 1000, 1024);
  2653. iwlagn_commit_rxon(priv, &priv->contexts[IWL_RXON_CTX_PAN]);
  2654. queue_delayed_work(priv->workqueue, &priv->_agn.hw_roc_work,
  2655. msecs_to_jiffies(duration + 20));
  2656. msleep(IWL_MIN_SLOT_TIME); /* TU is almost ms */
  2657. ieee80211_ready_on_channel(priv->hw);
  2658. out:
  2659. mutex_unlock(&priv->mutex);
  2660. return err;
  2661. }
  2662. static int iwl_mac_cancel_remain_on_channel(struct ieee80211_hw *hw)
  2663. {
  2664. struct iwl_priv *priv = hw->priv;
  2665. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN)))
  2666. return -EOPNOTSUPP;
  2667. cancel_delayed_work_sync(&priv->_agn.hw_roc_work);
  2668. mutex_lock(&priv->mutex);
  2669. iwlagn_disable_roc(priv);
  2670. mutex_unlock(&priv->mutex);
  2671. return 0;
  2672. }
  2673. /*****************************************************************************
  2674. *
  2675. * driver setup and teardown
  2676. *
  2677. *****************************************************************************/
  2678. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2679. {
  2680. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2681. init_waitqueue_head(&priv->wait_command_queue);
  2682. INIT_WORK(&priv->restart, iwl_bg_restart);
  2683. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2684. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2685. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2686. INIT_WORK(&priv->tx_flush, iwl_bg_tx_flush);
  2687. INIT_WORK(&priv->bt_full_concurrency, iwl_bg_bt_full_concurrency);
  2688. INIT_WORK(&priv->bt_runtime_config, iwl_bg_bt_runtime_config);
  2689. INIT_DELAYED_WORK(&priv->_agn.hw_roc_work, iwlagn_bg_roc_done);
  2690. iwl_setup_scan_deferred_work(priv);
  2691. if (priv->cfg->lib->setup_deferred_work)
  2692. priv->cfg->lib->setup_deferred_work(priv);
  2693. init_timer(&priv->statistics_periodic);
  2694. priv->statistics_periodic.data = (unsigned long)priv;
  2695. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2696. init_timer(&priv->ucode_trace);
  2697. priv->ucode_trace.data = (unsigned long)priv;
  2698. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2699. init_timer(&priv->watchdog);
  2700. priv->watchdog.data = (unsigned long)priv;
  2701. priv->watchdog.function = iwl_bg_watchdog;
  2702. }
  2703. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2704. {
  2705. if (priv->cfg->lib->cancel_deferred_work)
  2706. priv->cfg->lib->cancel_deferred_work(priv);
  2707. cancel_work_sync(&priv->run_time_calib_work);
  2708. cancel_work_sync(&priv->beacon_update);
  2709. iwl_cancel_scan_deferred_work(priv);
  2710. cancel_work_sync(&priv->bt_full_concurrency);
  2711. cancel_work_sync(&priv->bt_runtime_config);
  2712. del_timer_sync(&priv->statistics_periodic);
  2713. del_timer_sync(&priv->ucode_trace);
  2714. }
  2715. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2716. struct ieee80211_rate *rates)
  2717. {
  2718. int i;
  2719. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2720. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2721. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2722. rates[i].hw_value_short = i;
  2723. rates[i].flags = 0;
  2724. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2725. /*
  2726. * If CCK != 1M then set short preamble rate flag.
  2727. */
  2728. rates[i].flags |=
  2729. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2730. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2731. }
  2732. }
  2733. }
  2734. static int iwl_init_drv(struct iwl_priv *priv)
  2735. {
  2736. int ret;
  2737. spin_lock_init(&priv->sta_lock);
  2738. spin_lock_init(&priv->hcmd_lock);
  2739. mutex_init(&priv->mutex);
  2740. priv->ieee_channels = NULL;
  2741. priv->ieee_rates = NULL;
  2742. priv->band = IEEE80211_BAND_2GHZ;
  2743. priv->iw_mode = NL80211_IFTYPE_STATION;
  2744. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2745. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2746. priv->_agn.agg_tids_count = 0;
  2747. /* initialize force reset */
  2748. priv->force_reset[IWL_RF_RESET].reset_duration =
  2749. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2750. priv->force_reset[IWL_FW_RESET].reset_duration =
  2751. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2752. priv->rx_statistics_jiffies = jiffies;
  2753. /* Choose which receivers/antennas to use */
  2754. iwlagn_set_rxon_chain(priv, &priv->contexts[IWL_RXON_CTX_BSS]);
  2755. iwl_init_scan_params(priv);
  2756. /* init bt coex */
  2757. if (priv->cfg->bt_params &&
  2758. priv->cfg->bt_params->advanced_bt_coexist) {
  2759. priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT;
  2760. priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT;
  2761. priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK;
  2762. priv->bt_on_thresh = BT_ON_THRESHOLD_DEF;
  2763. priv->bt_duration = BT_DURATION_LIMIT_DEF;
  2764. priv->dynamic_frag_thresh = BT_FRAG_THRESHOLD_DEF;
  2765. }
  2766. ret = iwl_init_channel_map(priv);
  2767. if (ret) {
  2768. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2769. goto err;
  2770. }
  2771. ret = iwlcore_init_geos(priv);
  2772. if (ret) {
  2773. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2774. goto err_free_channel_map;
  2775. }
  2776. iwl_init_hw_rates(priv, priv->ieee_rates);
  2777. return 0;
  2778. err_free_channel_map:
  2779. iwl_free_channel_map(priv);
  2780. err:
  2781. return ret;
  2782. }
  2783. static void iwl_uninit_drv(struct iwl_priv *priv)
  2784. {
  2785. iwl_calib_free_results(priv);
  2786. iwlcore_free_geos(priv);
  2787. iwl_free_channel_map(priv);
  2788. kfree(priv->scan_cmd);
  2789. kfree(priv->beacon_cmd);
  2790. }
  2791. static void iwl_mac_rssi_callback(struct ieee80211_hw *hw,
  2792. enum ieee80211_rssi_event rssi_event)
  2793. {
  2794. struct iwl_priv *priv = hw->priv;
  2795. mutex_lock(&priv->mutex);
  2796. if (priv->cfg->bt_params &&
  2797. priv->cfg->bt_params->advanced_bt_coexist) {
  2798. if (rssi_event == RSSI_EVENT_LOW)
  2799. priv->bt_enable_pspoll = true;
  2800. else if (rssi_event == RSSI_EVENT_HIGH)
  2801. priv->bt_enable_pspoll = false;
  2802. iwlagn_send_advance_bt_config(priv);
  2803. } else {
  2804. IWL_DEBUG_MAC80211(priv, "Advanced BT coex disabled,"
  2805. "ignoring RSSI callback\n");
  2806. }
  2807. mutex_unlock(&priv->mutex);
  2808. }
  2809. struct ieee80211_ops iwlagn_hw_ops = {
  2810. .tx = iwlagn_mac_tx,
  2811. .start = iwlagn_mac_start,
  2812. .stop = iwlagn_mac_stop,
  2813. .add_interface = iwl_mac_add_interface,
  2814. .remove_interface = iwl_mac_remove_interface,
  2815. .change_interface = iwl_mac_change_interface,
  2816. .config = iwlagn_mac_config,
  2817. .configure_filter = iwlagn_configure_filter,
  2818. .set_key = iwlagn_mac_set_key,
  2819. .update_tkip_key = iwlagn_mac_update_tkip_key,
  2820. .conf_tx = iwl_mac_conf_tx,
  2821. .bss_info_changed = iwlagn_bss_info_changed,
  2822. .ampdu_action = iwlagn_mac_ampdu_action,
  2823. .hw_scan = iwl_mac_hw_scan,
  2824. .sta_notify = iwlagn_mac_sta_notify,
  2825. .sta_add = iwlagn_mac_sta_add,
  2826. .sta_remove = iwl_mac_sta_remove,
  2827. .channel_switch = iwlagn_mac_channel_switch,
  2828. .flush = iwlagn_mac_flush,
  2829. .tx_last_beacon = iwl_mac_tx_last_beacon,
  2830. .remain_on_channel = iwl_mac_remain_on_channel,
  2831. .cancel_remain_on_channel = iwl_mac_cancel_remain_on_channel,
  2832. .offchannel_tx = iwl_mac_offchannel_tx,
  2833. .offchannel_tx_cancel_wait = iwl_mac_offchannel_tx_cancel_wait,
  2834. .rssi_callback = iwl_mac_rssi_callback,
  2835. CFG80211_TESTMODE_CMD(iwl_testmode_cmd)
  2836. CFG80211_TESTMODE_DUMP(iwl_testmode_dump)
  2837. };
  2838. static u32 iwl_hw_detect(struct iwl_priv *priv)
  2839. {
  2840. return iwl_read32(priv, CSR_HW_REV);
  2841. }
  2842. static int iwl_set_hw_params(struct iwl_priv *priv)
  2843. {
  2844. priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
  2845. priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
  2846. if (iwlagn_mod_params.amsdu_size_8K)
  2847. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_8K);
  2848. else
  2849. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_4K);
  2850. priv->hw_params.max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL;
  2851. if (iwlagn_mod_params.disable_11n)
  2852. priv->cfg->sku &= ~EEPROM_SKU_CAP_11N_ENABLE;
  2853. /* Device-specific setup */
  2854. return priv->cfg->lib->set_hw_params(priv);
  2855. }
  2856. static const u8 iwlagn_bss_ac_to_fifo[] = {
  2857. IWL_TX_FIFO_VO,
  2858. IWL_TX_FIFO_VI,
  2859. IWL_TX_FIFO_BE,
  2860. IWL_TX_FIFO_BK,
  2861. };
  2862. static const u8 iwlagn_bss_ac_to_queue[] = {
  2863. 0, 1, 2, 3,
  2864. };
  2865. static const u8 iwlagn_pan_ac_to_fifo[] = {
  2866. IWL_TX_FIFO_VO_IPAN,
  2867. IWL_TX_FIFO_VI_IPAN,
  2868. IWL_TX_FIFO_BE_IPAN,
  2869. IWL_TX_FIFO_BK_IPAN,
  2870. };
  2871. static const u8 iwlagn_pan_ac_to_queue[] = {
  2872. 7, 6, 5, 4,
  2873. };
  2874. /* This function both allocates and initializes hw and priv. */
  2875. static struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg)
  2876. {
  2877. struct iwl_priv *priv;
  2878. /* mac80211 allocates memory for this device instance, including
  2879. * space for this driver's private structure */
  2880. struct ieee80211_hw *hw;
  2881. hw = ieee80211_alloc_hw(sizeof(struct iwl_priv), &iwlagn_hw_ops);
  2882. if (hw == NULL) {
  2883. pr_err("%s: Can not allocate network device\n",
  2884. cfg->name);
  2885. goto out;
  2886. }
  2887. priv = hw->priv;
  2888. priv->hw = hw;
  2889. out:
  2890. return hw;
  2891. }
  2892. static void iwl_init_context(struct iwl_priv *priv)
  2893. {
  2894. int i;
  2895. /*
  2896. * The default context is always valid,
  2897. * more may be discovered when firmware
  2898. * is loaded.
  2899. */
  2900. priv->valid_contexts = BIT(IWL_RXON_CTX_BSS);
  2901. for (i = 0; i < NUM_IWL_RXON_CTX; i++)
  2902. priv->contexts[i].ctxid = i;
  2903. priv->contexts[IWL_RXON_CTX_BSS].always_active = true;
  2904. priv->contexts[IWL_RXON_CTX_BSS].is_active = true;
  2905. priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON;
  2906. priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING;
  2907. priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC;
  2908. priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM;
  2909. priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID;
  2910. priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY;
  2911. priv->contexts[IWL_RXON_CTX_BSS].ac_to_fifo = iwlagn_bss_ac_to_fifo;
  2912. priv->contexts[IWL_RXON_CTX_BSS].ac_to_queue = iwlagn_bss_ac_to_queue;
  2913. priv->contexts[IWL_RXON_CTX_BSS].exclusive_interface_modes =
  2914. BIT(NL80211_IFTYPE_ADHOC);
  2915. priv->contexts[IWL_RXON_CTX_BSS].interface_modes =
  2916. BIT(NL80211_IFTYPE_STATION);
  2917. priv->contexts[IWL_RXON_CTX_BSS].ap_devtype = RXON_DEV_TYPE_AP;
  2918. priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS;
  2919. priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS;
  2920. priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS;
  2921. priv->contexts[IWL_RXON_CTX_PAN].rxon_cmd = REPLY_WIPAN_RXON;
  2922. priv->contexts[IWL_RXON_CTX_PAN].rxon_timing_cmd =
  2923. REPLY_WIPAN_RXON_TIMING;
  2924. priv->contexts[IWL_RXON_CTX_PAN].rxon_assoc_cmd =
  2925. REPLY_WIPAN_RXON_ASSOC;
  2926. priv->contexts[IWL_RXON_CTX_PAN].qos_cmd = REPLY_WIPAN_QOS_PARAM;
  2927. priv->contexts[IWL_RXON_CTX_PAN].ap_sta_id = IWL_AP_ID_PAN;
  2928. priv->contexts[IWL_RXON_CTX_PAN].wep_key_cmd = REPLY_WIPAN_WEPKEY;
  2929. priv->contexts[IWL_RXON_CTX_PAN].bcast_sta_id = IWLAGN_PAN_BCAST_ID;
  2930. priv->contexts[IWL_RXON_CTX_PAN].station_flags = STA_FLG_PAN_STATION;
  2931. priv->contexts[IWL_RXON_CTX_PAN].ac_to_fifo = iwlagn_pan_ac_to_fifo;
  2932. priv->contexts[IWL_RXON_CTX_PAN].ac_to_queue = iwlagn_pan_ac_to_queue;
  2933. priv->contexts[IWL_RXON_CTX_PAN].mcast_queue = IWL_IPAN_MCAST_QUEUE;
  2934. priv->contexts[IWL_RXON_CTX_PAN].interface_modes =
  2935. BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_AP);
  2936. #ifdef CONFIG_IWL_P2P
  2937. priv->contexts[IWL_RXON_CTX_PAN].interface_modes |=
  2938. BIT(NL80211_IFTYPE_P2P_CLIENT) | BIT(NL80211_IFTYPE_P2P_GO);
  2939. #endif
  2940. priv->contexts[IWL_RXON_CTX_PAN].ap_devtype = RXON_DEV_TYPE_CP;
  2941. priv->contexts[IWL_RXON_CTX_PAN].station_devtype = RXON_DEV_TYPE_2STA;
  2942. priv->contexts[IWL_RXON_CTX_PAN].unused_devtype = RXON_DEV_TYPE_P2P;
  2943. BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
  2944. }
  2945. int iwl_probe(void *bus_specific, struct iwl_bus_ops *bus_ops,
  2946. struct iwl_cfg *cfg)
  2947. {
  2948. int err = 0;
  2949. struct iwl_priv *priv;
  2950. struct ieee80211_hw *hw;
  2951. u16 num_mac;
  2952. u32 hw_rev;
  2953. /************************
  2954. * 1. Allocating HW data
  2955. ************************/
  2956. hw = iwl_alloc_all(cfg);
  2957. if (!hw) {
  2958. err = -ENOMEM;
  2959. goto out;
  2960. }
  2961. priv = hw->priv;
  2962. priv->bus.priv = priv;
  2963. priv->bus.bus_specific = bus_specific;
  2964. priv->bus.ops = bus_ops;
  2965. priv->bus.irq = priv->bus.ops->get_irq(&priv->bus);
  2966. priv->bus.ops->set_drv_data(&priv->bus, priv);
  2967. priv->bus.dev = priv->bus.ops->get_dev(&priv->bus);
  2968. /* At this point both hw and priv are allocated. */
  2969. SET_IEEE80211_DEV(hw, priv->bus.dev);
  2970. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2971. priv->cfg = cfg;
  2972. priv->inta_mask = CSR_INI_SET_MASK;
  2973. err = iwl_trans_register(priv);
  2974. if (err)
  2975. goto out_free_priv;
  2976. /* is antenna coupling more than 35dB ? */
  2977. priv->bt_ant_couple_ok =
  2978. (iwlagn_ant_coupling > IWL_BT_ANTENNA_COUPLING_THRESHOLD) ?
  2979. true : false;
  2980. /* enable/disable bt channel inhibition */
  2981. priv->bt_ch_announce = iwlagn_bt_ch_announce;
  2982. IWL_DEBUG_INFO(priv, "BT channel inhibition is %s\n",
  2983. (priv->bt_ch_announce) ? "On" : "Off");
  2984. if (iwl_alloc_traffic_mem(priv))
  2985. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2986. /* these spin locks will be used in apm_ops.init and EEPROM access
  2987. * we should init now
  2988. */
  2989. spin_lock_init(&priv->reg_lock);
  2990. spin_lock_init(&priv->lock);
  2991. /*
  2992. * stop and reset the on-board processor just in case it is in a
  2993. * strange state ... like being left stranded by a primary kernel
  2994. * and this is now the kdump kernel trying to start up
  2995. */
  2996. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2997. /***********************
  2998. * 3. Read REV register
  2999. ***********************/
  3000. hw_rev = iwl_hw_detect(priv);
  3001. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  3002. priv->cfg->name, hw_rev);
  3003. if (iwl_prepare_card_hw(priv)) {
  3004. err = -EIO;
  3005. IWL_WARN(priv, "Failed, HW not ready\n");
  3006. goto out_free_traffic_mem;
  3007. }
  3008. /*****************
  3009. * 4. Read EEPROM
  3010. *****************/
  3011. /* Read the EEPROM */
  3012. err = iwl_eeprom_init(priv, hw_rev);
  3013. if (err) {
  3014. IWL_ERR(priv, "Unable to init EEPROM\n");
  3015. goto out_free_traffic_mem;
  3016. }
  3017. err = iwl_eeprom_check_version(priv);
  3018. if (err)
  3019. goto out_free_eeprom;
  3020. err = iwl_eeprom_check_sku(priv);
  3021. if (err)
  3022. goto out_free_eeprom;
  3023. /* extract MAC Address */
  3024. iwl_eeprom_get_mac(priv, priv->addresses[0].addr);
  3025. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->addresses[0].addr);
  3026. priv->hw->wiphy->addresses = priv->addresses;
  3027. priv->hw->wiphy->n_addresses = 1;
  3028. num_mac = iwl_eeprom_query16(priv, EEPROM_NUM_MAC_ADDRESS);
  3029. if (num_mac > 1) {
  3030. memcpy(priv->addresses[1].addr, priv->addresses[0].addr,
  3031. ETH_ALEN);
  3032. priv->addresses[1].addr[5]++;
  3033. priv->hw->wiphy->n_addresses++;
  3034. }
  3035. /* initialize all valid contexts */
  3036. iwl_init_context(priv);
  3037. /************************
  3038. * 5. Setup HW constants
  3039. ************************/
  3040. if (iwl_set_hw_params(priv)) {
  3041. err = -ENOENT;
  3042. IWL_ERR(priv, "failed to set hw parameters\n");
  3043. goto out_free_eeprom;
  3044. }
  3045. /*******************
  3046. * 6. Setup priv
  3047. *******************/
  3048. err = iwl_init_drv(priv);
  3049. if (err)
  3050. goto out_free_eeprom;
  3051. /* At this point both hw and priv are initialized. */
  3052. /********************
  3053. * 7. Setup services
  3054. ********************/
  3055. iwl_setup_deferred_work(priv);
  3056. iwl_setup_rx_handlers(priv);
  3057. iwl_testmode_init(priv);
  3058. /*********************************************
  3059. * 8. Enable interrupts
  3060. *********************************************/
  3061. iwl_enable_rfkill_int(priv);
  3062. /* If platform's RF_KILL switch is NOT set to KILL */
  3063. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3064. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3065. else
  3066. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3067. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3068. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3069. iwl_power_initialize(priv);
  3070. iwl_tt_initialize(priv);
  3071. init_completion(&priv->_agn.firmware_loading_complete);
  3072. err = iwl_request_firmware(priv, true);
  3073. if (err)
  3074. goto out_destroy_workqueue;
  3075. return 0;
  3076. out_destroy_workqueue:
  3077. destroy_workqueue(priv->workqueue);
  3078. priv->workqueue = NULL;
  3079. iwl_uninit_drv(priv);
  3080. out_free_eeprom:
  3081. iwl_eeprom_free(priv);
  3082. out_free_traffic_mem:
  3083. iwl_free_traffic_mem(priv);
  3084. trans_free(priv);
  3085. out_free_priv:
  3086. ieee80211_free_hw(priv->hw);
  3087. out:
  3088. return err;
  3089. }
  3090. void __devexit iwl_remove(struct iwl_priv * priv)
  3091. {
  3092. unsigned long flags;
  3093. wait_for_completion(&priv->_agn.firmware_loading_complete);
  3094. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3095. iwl_dbgfs_unregister(priv);
  3096. sysfs_remove_group(&priv->bus.dev->kobj,
  3097. &iwl_attribute_group);
  3098. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3099. * to be called and iwl_down since we are removing the device
  3100. * we need to set STATUS_EXIT_PENDING bit.
  3101. */
  3102. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3103. iwl_testmode_cleanup(priv);
  3104. iwl_leds_exit(priv);
  3105. if (priv->mac80211_registered) {
  3106. ieee80211_unregister_hw(priv->hw);
  3107. priv->mac80211_registered = 0;
  3108. }
  3109. /* Reset to low power before unloading driver. */
  3110. iwl_apm_stop(priv);
  3111. iwl_tt_exit(priv);
  3112. /* make sure we flush any pending irq or
  3113. * tasklet for the driver
  3114. */
  3115. spin_lock_irqsave(&priv->lock, flags);
  3116. iwl_disable_interrupts(priv);
  3117. spin_unlock_irqrestore(&priv->lock, flags);
  3118. trans_sync_irq(priv);
  3119. iwl_dealloc_ucode(priv);
  3120. trans_rx_free(priv);
  3121. trans_tx_free(priv);
  3122. iwl_eeprom_free(priv);
  3123. /*netif_stop_queue(dev); */
  3124. flush_workqueue(priv->workqueue);
  3125. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3126. * priv->workqueue... so we can't take down the workqueue
  3127. * until now... */
  3128. destroy_workqueue(priv->workqueue);
  3129. priv->workqueue = NULL;
  3130. iwl_free_traffic_mem(priv);
  3131. trans_free(priv);
  3132. priv->bus.ops->set_drv_data(&priv->bus, NULL);
  3133. iwl_uninit_drv(priv);
  3134. dev_kfree_skb(priv->beacon_skb);
  3135. ieee80211_free_hw(priv->hw);
  3136. }
  3137. /*****************************************************************************
  3138. *
  3139. * driver and module entry point
  3140. *
  3141. *****************************************************************************/
  3142. static int __init iwl_init(void)
  3143. {
  3144. int ret;
  3145. pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3146. pr_info(DRV_COPYRIGHT "\n");
  3147. ret = iwlagn_rate_control_register();
  3148. if (ret) {
  3149. pr_err("Unable to register rate control algorithm: %d\n", ret);
  3150. return ret;
  3151. }
  3152. ret = iwl_pci_register_driver();
  3153. if (ret)
  3154. goto error_register;
  3155. return ret;
  3156. error_register:
  3157. iwlagn_rate_control_unregister();
  3158. return ret;
  3159. }
  3160. static void __exit iwl_exit(void)
  3161. {
  3162. iwl_pci_unregister_driver();
  3163. iwlagn_rate_control_unregister();
  3164. }
  3165. module_exit(iwl_exit);
  3166. module_init(iwl_init);
  3167. #ifdef CONFIG_IWLWIFI_DEBUG
  3168. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3169. MODULE_PARM_DESC(debug, "debug output mask");
  3170. #endif
  3171. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3172. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3173. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3174. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3175. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3176. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3177. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3178. int, S_IRUGO);
  3179. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3180. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3181. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3182. module_param_named(ucode_alternative, iwlagn_wanted_ucode_alternative, int,
  3183. S_IRUGO);
  3184. MODULE_PARM_DESC(ucode_alternative,
  3185. "specify ucode alternative to use from ucode file");
  3186. module_param_named(antenna_coupling, iwlagn_ant_coupling, int, S_IRUGO);
  3187. MODULE_PARM_DESC(antenna_coupling,
  3188. "specify antenna coupling in dB (defualt: 0 dB)");
  3189. module_param_named(bt_ch_inhibition, iwlagn_bt_ch_announce, bool, S_IRUGO);
  3190. MODULE_PARM_DESC(bt_ch_inhibition,
  3191. "Disable BT channel inhibition (default: enable)");
  3192. module_param_named(plcp_check, iwlagn_mod_params.plcp_check, bool, S_IRUGO);
  3193. MODULE_PARM_DESC(plcp_check, "Check plcp health (default: 1 [enabled])");
  3194. module_param_named(ack_check, iwlagn_mod_params.ack_check, bool, S_IRUGO);
  3195. MODULE_PARM_DESC(ack_check, "Check ack health (default: 0 [disabled])");
  3196. module_param_named(wd_disable, iwlagn_mod_params.wd_disable, bool, S_IRUGO);
  3197. MODULE_PARM_DESC(wd_disable,
  3198. "Disable stuck queue watchdog timer (default: 0 [enabled])");
  3199. /*
  3200. * set bt_coex_active to true, uCode will do kill/defer
  3201. * every time the priority line is asserted (BT is sending signals on the
  3202. * priority line in the PCIx).
  3203. * set bt_coex_active to false, uCode will ignore the BT activity and
  3204. * perform the normal operation
  3205. *
  3206. * User might experience transmit issue on some platform due to WiFi/BT
  3207. * co-exist problem. The possible behaviors are:
  3208. * Able to scan and finding all the available AP
  3209. * Not able to associate with any AP
  3210. * On those platforms, WiFi communication can be restored by set
  3211. * "bt_coex_active" module parameter to "false"
  3212. *
  3213. * default: bt_coex_active = true (BT_COEX_ENABLE)
  3214. */
  3215. module_param_named(bt_coex_active, iwlagn_mod_params.bt_coex_active,
  3216. bool, S_IRUGO);
  3217. MODULE_PARM_DESC(bt_coex_active, "enable wifi/bt co-exist (default: enable)");
  3218. module_param_named(led_mode, iwlagn_mod_params.led_mode, int, S_IRUGO);
  3219. MODULE_PARM_DESC(led_mode, "0=system default, "
  3220. "1=On(RF On)/Off(RF Off), 2=blinking (default: 0)");
  3221. module_param_named(power_save, iwlagn_mod_params.power_save,
  3222. bool, S_IRUGO);
  3223. MODULE_PARM_DESC(power_save,
  3224. "enable WiFi power management (default: disable)");
  3225. module_param_named(power_level, iwlagn_mod_params.power_level,
  3226. int, S_IRUGO);
  3227. MODULE_PARM_DESC(power_level,
  3228. "default power save level (range from 1 - 5, default: 1)");
  3229. /*
  3230. * For now, keep using power level 1 instead of automatically
  3231. * adjusting ...
  3232. */
  3233. module_param_named(no_sleep_autoadjust, iwlagn_mod_params.no_sleep_autoadjust,
  3234. bool, S_IRUGO);
  3235. MODULE_PARM_DESC(no_sleep_autoadjust,
  3236. "don't automatically adjust sleep level "
  3237. "according to maximum network latency (default: true)");