armada-xp.dtsi 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /*
  2. * Device Tree Include file for Marvell Armada XP family SoC
  3. *
  4. * Copyright (C) 2012 Marvell
  5. *
  6. * Lior Amsalem <alior@marvell.com>
  7. * Gregory CLEMENT <gregory.clement@free-electrons.com>
  8. * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
  9. * Ben Dooks <ben.dooks@codethink.co.uk>
  10. *
  11. * This file is licensed under the terms of the GNU General Public
  12. * License version 2. This program is licensed "as is" without any
  13. * warranty of any kind, whether express or implied.
  14. *
  15. * Contains definitions specific to the Armada XP SoC that are not
  16. * common to all Armada SoCs.
  17. */
  18. /include/ "armada-370-xp.dtsi"
  19. / {
  20. model = "Marvell Armada XP family SoC";
  21. compatible = "marvell,armadaxp", "marvell,armada-370-xp";
  22. mpic: interrupt-controller@d0020000 {
  23. reg = <0xd0020a00 0x1d0>,
  24. <0xd0021870 0x58>;
  25. };
  26. soc {
  27. serial@d0012200 {
  28. compatible = "ns16550";
  29. reg = <0xd0012200 0x100>;
  30. reg-shift = <2>;
  31. interrupts = <43>;
  32. status = "disabled";
  33. };
  34. serial@d0012300 {
  35. compatible = "ns16550";
  36. reg = <0xd0012300 0x100>;
  37. reg-shift = <2>;
  38. interrupts = <44>;
  39. status = "disabled";
  40. };
  41. timer@d0020300 {
  42. marvell,timer-25Mhz;
  43. };
  44. coreclk: mvebu-sar@d0018230 {
  45. compatible = "marvell,armada-xp-core-clock";
  46. reg = <0xd0018230 0x08>;
  47. #clock-cells = <1>;
  48. };
  49. cpuclk: clock-complex@d0018700 {
  50. #clock-cells = <1>;
  51. compatible = "marvell,armada-xp-cpu-clock";
  52. reg = <0xd0018700 0xA0>;
  53. clocks = <&coreclk 1>;
  54. };
  55. gateclk: clock-gating-control@d0018220 {
  56. compatible = "marvell,armada-xp-gating-clock";
  57. reg = <0xd0018220 0x4>;
  58. clocks = <&coreclk 0>;
  59. #clock-cells = <1>;
  60. };
  61. system-controller@d0018200 {
  62. compatible = "marvell,armada-370-xp-system-controller";
  63. reg = <0xd0018200 0x500>;
  64. };
  65. ethernet@d0030000 {
  66. compatible = "marvell,armada-370-neta";
  67. reg = <0xd0030000 0x2500>;
  68. interrupts = <12>;
  69. clocks = <&gateclk 2>;
  70. status = "disabled";
  71. };
  72. ethernet@d0034000 {
  73. compatible = "marvell,armada-370-neta";
  74. reg = <0xd0034000 0x2500>;
  75. interrupts = <14>;
  76. clocks = <&gateclk 1>;
  77. status = "disabled";
  78. };
  79. };
  80. };