db8500.dtsi 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501
  1. /*
  2. * Copyright 2012 Linaro Ltd
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. soc-u9500 {
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. compatible = "stericsson,db8500";
  17. interrupt-parent = <&intc>;
  18. ranges;
  19. intc: interrupt-controller@a0411000 {
  20. compatible = "arm,cortex-a9-gic";
  21. #interrupt-cells = <3>;
  22. #address-cells = <1>;
  23. interrupt-controller;
  24. reg = <0xa0411000 0x1000>,
  25. <0xa0410100 0x100>;
  26. };
  27. L2: l2-cache {
  28. compatible = "arm,pl310-cache";
  29. reg = <0xa0412000 0x1000>;
  30. interrupts = <0 13 4>;
  31. cache-unified;
  32. cache-level = <2>;
  33. };
  34. pmu {
  35. compatible = "arm,cortex-a9-pmu";
  36. interrupts = <0 7 0x4>;
  37. };
  38. timer@a0410600 {
  39. compatible = "arm,cortex-a9-twd-timer";
  40. reg = <0xa0410600 0x20>;
  41. interrupts = <1 13 0x304>;
  42. };
  43. rtc@80154000 {
  44. compatible = "stericsson,db8500-rtc";
  45. reg = <0x80154000 0x1000>;
  46. interrupts = <0 18 0x4>;
  47. };
  48. gpio0: gpio@8012e000 {
  49. compatible = "stericsson,db8500-gpio",
  50. "st,nomadik-gpio";
  51. reg = <0x8012e000 0x80>;
  52. interrupts = <0 119 0x4>;
  53. interrupt-controller;
  54. #interrupt-cells = <2>;
  55. supports-sleepmode;
  56. gpio-controller;
  57. #gpio-cells = <2>;
  58. gpio-bank = <0>;
  59. };
  60. gpio1: gpio@8012e080 {
  61. compatible = "stericsson,db8500-gpio",
  62. "st,nomadik-gpio";
  63. reg = <0x8012e080 0x80>;
  64. interrupts = <0 120 0x4>;
  65. interrupt-controller;
  66. #interrupt-cells = <2>;
  67. supports-sleepmode;
  68. gpio-controller;
  69. #gpio-cells = <2>;
  70. gpio-bank = <1>;
  71. };
  72. gpio2: gpio@8000e000 {
  73. compatible = "stericsson,db8500-gpio",
  74. "st,nomadik-gpio";
  75. reg = <0x8000e000 0x80>;
  76. interrupts = <0 121 0x4>;
  77. interrupt-controller;
  78. #interrupt-cells = <2>;
  79. supports-sleepmode;
  80. gpio-controller;
  81. #gpio-cells = <2>;
  82. gpio-bank = <2>;
  83. };
  84. gpio3: gpio@8000e080 {
  85. compatible = "stericsson,db8500-gpio",
  86. "st,nomadik-gpio";
  87. reg = <0x8000e080 0x80>;
  88. interrupts = <0 122 0x4>;
  89. interrupt-controller;
  90. #interrupt-cells = <2>;
  91. supports-sleepmode;
  92. gpio-controller;
  93. #gpio-cells = <2>;
  94. gpio-bank = <3>;
  95. };
  96. gpio4: gpio@8000e100 {
  97. compatible = "stericsson,db8500-gpio",
  98. "st,nomadik-gpio";
  99. reg = <0x8000e100 0x80>;
  100. interrupts = <0 123 0x4>;
  101. interrupt-controller;
  102. #interrupt-cells = <2>;
  103. supports-sleepmode;
  104. gpio-controller;
  105. #gpio-cells = <2>;
  106. gpio-bank = <4>;
  107. };
  108. gpio5: gpio@8000e180 {
  109. compatible = "stericsson,db8500-gpio",
  110. "st,nomadik-gpio";
  111. reg = <0x8000e180 0x80>;
  112. interrupts = <0 124 0x4>;
  113. interrupt-controller;
  114. #interrupt-cells = <2>;
  115. supports-sleepmode;
  116. gpio-controller;
  117. #gpio-cells = <2>;
  118. gpio-bank = <5>;
  119. };
  120. gpio6: gpio@8011e000 {
  121. compatible = "stericsson,db8500-gpio",
  122. "st,nomadik-gpio";
  123. reg = <0x8011e000 0x80>;
  124. interrupts = <0 125 0x4>;
  125. interrupt-controller;
  126. #interrupt-cells = <2>;
  127. supports-sleepmode;
  128. gpio-controller;
  129. #gpio-cells = <2>;
  130. gpio-bank = <6>;
  131. };
  132. gpio7: gpio@8011e080 {
  133. compatible = "stericsson,db8500-gpio",
  134. "st,nomadik-gpio";
  135. reg = <0x8011e080 0x80>;
  136. interrupts = <0 126 0x4>;
  137. interrupt-controller;
  138. #interrupt-cells = <2>;
  139. supports-sleepmode;
  140. gpio-controller;
  141. #gpio-cells = <2>;
  142. gpio-bank = <7>;
  143. };
  144. gpio8: gpio@a03fe000 {
  145. compatible = "stericsson,db8500-gpio",
  146. "st,nomadik-gpio";
  147. reg = <0xa03fe000 0x80>;
  148. interrupts = <0 127 0x4>;
  149. interrupt-controller;
  150. #interrupt-cells = <2>;
  151. supports-sleepmode;
  152. gpio-controller;
  153. #gpio-cells = <2>;
  154. gpio-bank = <8>;
  155. };
  156. usb@a03e0000 {
  157. compatible = "stericsson,db8500-musb",
  158. "mentor,musb";
  159. reg = <0xa03e0000 0x10000>;
  160. interrupts = <0 23 0x4>;
  161. };
  162. dma-controller@801C0000 {
  163. compatible = "stericsson,db8500-dma40",
  164. "stericsson,dma40";
  165. reg = <0x801C0000 0x1000 0x40010000 0x800>;
  166. interrupts = <0 25 0x4>;
  167. };
  168. prcmu@80157000 {
  169. compatible = "stericsson,db8500-prcmu";
  170. reg = <0x80157000 0x1000>;
  171. interrupts = <0 47 0x4>;
  172. #address-cells = <1>;
  173. #size-cells = <1>;
  174. ranges;
  175. prcmu-timer-4@80157450 {
  176. compatible = "stericsson,db8500-prcmu-timer-4";
  177. reg = <0x80157450 0xC>;
  178. };
  179. db8500-prcmu-regulators {
  180. compatible = "stericsson,db8500-prcmu-regulator";
  181. // DB8500_REGULATOR_VAPE
  182. db8500_vape_reg: db8500_vape {
  183. regulator-name = "db8500-vape";
  184. regulator-always-on;
  185. };
  186. // DB8500_REGULATOR_VARM
  187. db8500_varm_reg: db8500_varm {
  188. regulator-name = "db8500-varm";
  189. };
  190. // DB8500_REGULATOR_VMODEM
  191. db8500_vmodem_reg: db8500_vmodem {
  192. regulator-name = "db8500-vmodem";
  193. };
  194. // DB8500_REGULATOR_VPLL
  195. db8500_vpll_reg: db8500_vpll {
  196. regulator-name = "db8500-vpll";
  197. };
  198. // DB8500_REGULATOR_VSMPS1
  199. db8500_vsmps1_reg: db8500_vsmps1 {
  200. regulator-name = "db8500-vsmps1";
  201. };
  202. // DB8500_REGULATOR_VSMPS2
  203. db8500_vsmps2_reg: db8500_vsmps2 {
  204. regulator-name = "db8500-vsmps2";
  205. };
  206. // DB8500_REGULATOR_VSMPS3
  207. db8500_vsmps3_reg: db8500_vsmps3 {
  208. regulator-name = "db8500-vsmps3";
  209. };
  210. // DB8500_REGULATOR_VRF1
  211. db8500_vrf1_reg: db8500_vrf1 {
  212. regulator-name = "db8500-vrf1";
  213. };
  214. // DB8500_REGULATOR_SWITCH_SVAMMDSP
  215. db8500_sva_mmdsp_reg: db8500_sva_mmdsp {
  216. regulator-name = "db8500-sva-mmdsp";
  217. };
  218. // DB8500_REGULATOR_SWITCH_SVAMMDSPRET
  219. db8500_sva_mmdsp_ret_reg: db8500_sva_mmdsp_ret {
  220. regulator-name = "db8500-sva-mmdsp-ret";
  221. };
  222. // DB8500_REGULATOR_SWITCH_SVAPIPE
  223. db8500_sva_pipe_reg: db8500_sva_pipe {
  224. regulator-name = "db8500_sva_pipe";
  225. };
  226. // DB8500_REGULATOR_SWITCH_SIAMMDSP
  227. db8500_sia_mmdsp_reg: db8500_sia_mmdsp {
  228. regulator-name = "db8500_sia_mmdsp";
  229. };
  230. // DB8500_REGULATOR_SWITCH_SIAMMDSPRET
  231. db8500_sia_mmdsp_ret_reg: db8500_sia_mmdsp_ret {
  232. regulator-name = "db8500-sia-mmdsp-ret";
  233. };
  234. // DB8500_REGULATOR_SWITCH_SIAPIPE
  235. db8500_sia_pipe_reg: db8500_sia_pipe {
  236. regulator-name = "db8500-sia-pipe";
  237. };
  238. // DB8500_REGULATOR_SWITCH_SGA
  239. db8500_sga_reg: db8500_sga {
  240. regulator-name = "db8500-sga";
  241. vin-supply = <&db8500_vape_reg>;
  242. };
  243. // DB8500_REGULATOR_SWITCH_B2R2_MCDE
  244. db8500_b2r2_mcde_reg: db8500_b2r2_mcde {
  245. regulator-name = "db8500-b2r2-mcde";
  246. vin-supply = <&db8500_vape_reg>;
  247. };
  248. // DB8500_REGULATOR_SWITCH_ESRAM12
  249. db8500_esram12_reg: db8500_esram12 {
  250. regulator-name = "db8500-esram12";
  251. };
  252. // DB8500_REGULATOR_SWITCH_ESRAM12RET
  253. db8500_esram12_ret_reg: db8500_esram12_ret {
  254. regulator-name = "db8500-esram12-ret";
  255. };
  256. // DB8500_REGULATOR_SWITCH_ESRAM34
  257. db8500_esram34_reg: db8500_esram34 {
  258. regulator-name = "db8500-esram34";
  259. };
  260. // DB8500_REGULATOR_SWITCH_ESRAM34RET
  261. db8500_esram34_ret_reg: db8500_esram34_ret {
  262. regulator-name = "db8500-esram34-ret";
  263. };
  264. };
  265. ab8500@5 {
  266. compatible = "stericsson,ab8500";
  267. reg = <5>; /* mailbox 5 is i2c */
  268. interrupts = <0 40 0x4>;
  269. ab8500-regulators {
  270. compatible = "stericsson,ab8500-regulator";
  271. // supplies to the display/camera
  272. ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {
  273. regulator-name = "V-DISPLAY";
  274. regulator-min-microvolt = <2500000>;
  275. regulator-max-microvolt = <2900000>;
  276. regulator-boot-on;
  277. /* BUG: If turned off MMC will be affected. */
  278. regulator-always-on;
  279. };
  280. // supplies to the on-board eMMC
  281. ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {
  282. regulator-name = "V-eMMC1";
  283. regulator-min-microvolt = <1100000>;
  284. regulator-max-microvolt = <3300000>;
  285. };
  286. // supply for VAUX3; SDcard slots
  287. ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {
  288. regulator-name = "V-MMC-SD";
  289. regulator-min-microvolt = <1100000>;
  290. regulator-max-microvolt = <3300000>;
  291. };
  292. // supply for v-intcore12; VINTCORE12 LDO
  293. ab8500_ldo_initcore_reg: ab8500_ldo_initcore {
  294. regulator-name = "V-INTCORE";
  295. };
  296. // supply for tvout; gpadc; TVOUT LDO
  297. ab8500_ldo_tvout_reg: ab8500_ldo_tvout {
  298. regulator-name = "V-TVOUT";
  299. };
  300. // supply for ab8500-usb; USB LDO
  301. ab8500_ldo_usb_reg: ab8500_ldo_usb {
  302. regulator-name = "dummy";
  303. };
  304. // supply for ab8500-vaudio; VAUDIO LDO
  305. ab8500_ldo_audio_reg: ab8500_ldo_audio {
  306. regulator-name = "V-AUD";
  307. };
  308. // supply for v-anamic1 VAMic1-LDO
  309. ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {
  310. regulator-name = "V-AMIC1";
  311. };
  312. // supply for v-amic2; VAMIC2 LDO; reuse constants for AMIC1
  313. ab8500_ldo_amamic2_reg: ab8500_ldo_amamic2 {
  314. regulator-name = "V-AMIC2";
  315. };
  316. // supply for v-dmic; VDMIC LDO
  317. ab8500_ldo_dmic_reg: ab8500_ldo_dmic {
  318. regulator-name = "V-DMIC";
  319. };
  320. // supply for U8500 CSI/DSI; VANA LDO
  321. ab8500_ldo_ana_reg: ab8500_ldo_ana {
  322. regulator-name = "V-CSI/DSI";
  323. };
  324. };
  325. };
  326. };
  327. i2c@80004000 {
  328. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  329. reg = <0x80004000 0x1000>;
  330. interrupts = <0 21 0x4>;
  331. #address-cells = <1>;
  332. #size-cells = <0>;
  333. };
  334. i2c@80122000 {
  335. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  336. reg = <0x80122000 0x1000>;
  337. interrupts = <0 22 0x4>;
  338. #address-cells = <1>;
  339. #size-cells = <0>;
  340. };
  341. i2c@80128000 {
  342. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  343. reg = <0x80128000 0x1000>;
  344. interrupts = <0 55 0x4>;
  345. #address-cells = <1>;
  346. #size-cells = <0>;
  347. };
  348. i2c@80110000 {
  349. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  350. reg = <0x80110000 0x1000>;
  351. interrupts = <0 12 0x4>;
  352. #address-cells = <1>;
  353. #size-cells = <0>;
  354. };
  355. i2c@8012a000 {
  356. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  357. reg = <0x8012a000 0x1000>;
  358. interrupts = <0 51 0x4>;
  359. #address-cells = <1>;
  360. #size-cells = <0>;
  361. };
  362. ssp@80002000 {
  363. compatible = "arm,pl022", "arm,primecell";
  364. reg = <80002000 0x1000>;
  365. interrupts = <0 14 0x4>;
  366. #address-cells = <1>;
  367. #size-cells = <0>;
  368. status = "disabled";
  369. // Add one of these for each child device
  370. cs-gpios = <&gpio0 31 0x4 &gpio4 14 0x4 &gpio4 16 0x4
  371. &gpio6 22 0x4 &gpio7 0 0x4>;
  372. };
  373. uart@80120000 {
  374. compatible = "arm,pl011", "arm,primecell";
  375. reg = <0x80120000 0x1000>;
  376. interrupts = <0 11 0x4>;
  377. status = "disabled";
  378. };
  379. uart@80121000 {
  380. compatible = "arm,pl011", "arm,primecell";
  381. reg = <0x80121000 0x1000>;
  382. interrupts = <0 19 0x4>;
  383. status = "disabled";
  384. };
  385. uart@80007000 {
  386. compatible = "arm,pl011", "arm,primecell";
  387. reg = <0x80007000 0x1000>;
  388. interrupts = <0 26 0x4>;
  389. status = "disabled";
  390. };
  391. sdi@80126000 {
  392. compatible = "arm,pl18x", "arm,primecell";
  393. reg = <0x80126000 0x1000>;
  394. interrupts = <0 60 0x4>;
  395. status = "disabled";
  396. };
  397. sdi@80118000 {
  398. compatible = "arm,pl18x", "arm,primecell";
  399. reg = <0x80118000 0x1000>;
  400. interrupts = <0 50 0x4>;
  401. status = "disabled";
  402. };
  403. sdi@80005000 {
  404. compatible = "arm,pl18x", "arm,primecell";
  405. reg = <0x80005000 0x1000>;
  406. interrupts = <0 41 0x4>;
  407. status = "disabled";
  408. };
  409. sdi@80119000 {
  410. compatible = "arm,pl18x", "arm,primecell";
  411. reg = <0x80119000 0x1000>;
  412. interrupts = <0 59 0x4>;
  413. status = "disabled";
  414. };
  415. sdi@80114000 {
  416. compatible = "arm,pl18x", "arm,primecell";
  417. reg = <0x80114000 0x1000>;
  418. interrupts = <0 99 0x4>;
  419. status = "disabled";
  420. };
  421. sdi@80008000 {
  422. compatible = "arm,pl18x", "arm,primecell";
  423. reg = <0x80114000 0x1000>;
  424. interrupts = <0 100 0x4>;
  425. status = "disabled";
  426. };
  427. external-bus@50000000 {
  428. compatible = "simple-bus";
  429. reg = <0x50000000 0x4000000>;
  430. #address-cells = <1>;
  431. #size-cells = <1>;
  432. ranges = <0 0x50000000 0x4000000>;
  433. status = "disabled";
  434. };
  435. };
  436. };