s3c6410.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /* linux/arch/arm/mach-s3c64xx/s3c6410.c
  2. *
  3. * Copyright 2008 Simtec Electronics
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/kernel.h>
  13. #include <linux/types.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/list.h>
  16. #include <linux/timer.h>
  17. #include <linux/init.h>
  18. #include <linux/clk.h>
  19. #include <linux/io.h>
  20. #include <linux/device.h>
  21. #include <linux/serial_core.h>
  22. #include <linux/platform_device.h>
  23. #include <asm/mach/arch.h>
  24. #include <asm/mach/map.h>
  25. #include <asm/mach/irq.h>
  26. #include <mach/hardware.h>
  27. #include <asm/irq.h>
  28. #include <plat/cpu-freq.h>
  29. #include <plat/regs-serial.h>
  30. #include <mach/regs-clock.h>
  31. #include <plat/cpu.h>
  32. #include <plat/devs.h>
  33. #include <plat/clock.h>
  34. #include <plat/sdhci.h>
  35. #include <plat/ata-core.h>
  36. #include <plat/adc-core.h>
  37. #include <plat/iic-core.h>
  38. #include <plat/onenand-core.h>
  39. #include <plat/s3c6400.h>
  40. #include <plat/s3c6410.h>
  41. void __init s3c6410_map_io(void)
  42. {
  43. /* initialise device information early */
  44. s3c6410_default_sdhci0();
  45. s3c6410_default_sdhci1();
  46. s3c6410_default_sdhci2();
  47. /* the i2c devices are directly compatible with s3c2440 */
  48. s3c_i2c0_setname("s3c2440-i2c");
  49. s3c_i2c1_setname("s3c2440-i2c");
  50. s3c_adc_setname("s3c64xx-adc");
  51. s3c_device_nand.name = "s3c6400-nand";
  52. s3c_onenand_setname("s3c6410-onenand");
  53. s3c64xx_onenand1_setname("s3c6410-onenand");
  54. s3c_cfcon_setname("s3c64xx-pata");
  55. }
  56. void __init s3c6410_init_clocks(int xtal)
  57. {
  58. printk(KERN_DEBUG "%s: initialising clocks\n", __func__);
  59. s3c64xx_register_clocks(xtal, S3C6410_CLKDIV0_ARM_MASK);
  60. s3c6400_setup_clocks();
  61. }
  62. void __init s3c6410_init_irq(void)
  63. {
  64. /* VIC0 is missing IRQ7, VIC1 is fully populated. */
  65. s3c64xx_init_irq(~0 & ~(1 << 7), ~0);
  66. }
  67. struct bus_type s3c6410_subsys = {
  68. .name = "s3c6410-core",
  69. .dev_name = "s3c6410-core",
  70. };
  71. static struct device s3c6410_dev = {
  72. .bus = &s3c6410_subsys,
  73. };
  74. static int __init s3c6410_core_init(void)
  75. {
  76. return subsys_system_register(&s3c6410_subsys, NULL);
  77. }
  78. core_initcall(s3c6410_core_init);
  79. int __init s3c6410_init(void)
  80. {
  81. printk("S3C6410: Initialising architecture\n");
  82. return device_register(&s3c6410_dev);
  83. }