pcxhr.c 38 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367
  1. /*
  2. * Driver for Digigram pcxhr compatible soundcards
  3. *
  4. * main file with alsa callbacks
  5. *
  6. * Copyright (c) 2004 by Digigram <alsa@digigram.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  21. */
  22. #include <sound/driver.h>
  23. #include <linux/init.h>
  24. #include <linux/interrupt.h>
  25. #include <linux/slab.h>
  26. #include <linux/pci.h>
  27. #include <linux/dma-mapping.h>
  28. #include <linux/delay.h>
  29. #include <linux/moduleparam.h>
  30. #include <linux/mutex.h>
  31. #include <sound/core.h>
  32. #include <sound/initval.h>
  33. #include <sound/info.h>
  34. #include <sound/control.h>
  35. #include <sound/pcm.h>
  36. #include <sound/pcm_params.h>
  37. #include "pcxhr.h"
  38. #include "pcxhr_mixer.h"
  39. #include "pcxhr_hwdep.h"
  40. #include "pcxhr_core.h"
  41. #define DRIVER_NAME "pcxhr"
  42. MODULE_AUTHOR("Markus Bollinger <bollinger@digigram.com>");
  43. MODULE_DESCRIPTION("Digigram " DRIVER_NAME " " PCXHR_DRIVER_VERSION_STRING);
  44. MODULE_LICENSE("GPL");
  45. MODULE_SUPPORTED_DEVICE("{{Digigram," DRIVER_NAME "}}");
  46. static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
  47. static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
  48. static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */
  49. static int mono[SNDRV_CARDS]; /* capture in mono only */
  50. module_param_array(index, int, NULL, 0444);
  51. MODULE_PARM_DESC(index, "Index value for Digigram " DRIVER_NAME " soundcard");
  52. module_param_array(id, charp, NULL, 0444);
  53. MODULE_PARM_DESC(id, "ID string for Digigram " DRIVER_NAME " soundcard");
  54. module_param_array(enable, bool, NULL, 0444);
  55. MODULE_PARM_DESC(enable, "Enable Digigram " DRIVER_NAME " soundcard");
  56. module_param_array(mono, bool, NULL, 0444);
  57. MODULE_PARM_DESC(mono, "Mono capture mode (default is stereo)");
  58. enum {
  59. PCI_ID_VX882HR,
  60. PCI_ID_PCX882HR,
  61. PCI_ID_VX881HR,
  62. PCI_ID_PCX881HR,
  63. PCI_ID_PCX1222HR,
  64. PCI_ID_PCX1221HR,
  65. PCI_ID_LAST
  66. };
  67. static struct pci_device_id pcxhr_ids[] = {
  68. { 0x10b5, 0x9656, 0x1369, 0xb001, 0, 0, PCI_ID_VX882HR, }, /* VX882HR */
  69. { 0x10b5, 0x9656, 0x1369, 0xb101, 0, 0, PCI_ID_PCX882HR, }, /* PCX882HR */
  70. { 0x10b5, 0x9656, 0x1369, 0xb201, 0, 0, PCI_ID_VX881HR, }, /* VX881HR */
  71. { 0x10b5, 0x9656, 0x1369, 0xb301, 0, 0, PCI_ID_PCX881HR, }, /* PCX881HR */
  72. { 0x10b5, 0x9656, 0x1369, 0xb501, 0, 0, PCI_ID_PCX1222HR, }, /* PCX1222HR */
  73. { 0x10b5, 0x9656, 0x1369, 0xb701, 0, 0, PCI_ID_PCX1221HR, }, /* PCX1221HR */
  74. { 0, }
  75. };
  76. MODULE_DEVICE_TABLE(pci, pcxhr_ids);
  77. struct board_parameters {
  78. char* board_name;
  79. short playback_chips;
  80. short capture_chips;
  81. short firmware_num;
  82. };
  83. static struct board_parameters pcxhr_board_params[] = {
  84. [PCI_ID_VX882HR] = { "VX882HR", 4, 4, 41, },
  85. [PCI_ID_PCX882HR] = { "PCX882HR", 4, 4, 41, },
  86. [PCI_ID_VX881HR] = { "VX881HR", 4, 4, 41, },
  87. [PCI_ID_PCX881HR] = { "PCX881HR", 4, 4, 41, },
  88. [PCI_ID_PCX1222HR] = { "PCX1222HR", 6, 1, 42, },
  89. [PCI_ID_PCX1221HR] = { "PCX1221HR", 6, 1, 42, },
  90. };
  91. static int pcxhr_pll_freq_register(unsigned int freq, unsigned int* pllreg,
  92. unsigned int* realfreq)
  93. {
  94. unsigned int reg;
  95. if (freq < 6900 || freq > 110250)
  96. return -EINVAL;
  97. reg = (28224000 * 10) / freq;
  98. reg = (reg + 5) / 10;
  99. if (reg < 0x200)
  100. *pllreg = reg + 0x800;
  101. else if (reg < 0x400)
  102. *pllreg = reg & 0x1ff;
  103. else if (reg < 0x800) {
  104. *pllreg = ((reg >> 1) & 0x1ff) + 0x200;
  105. reg &= ~1;
  106. } else {
  107. *pllreg = ((reg >> 2) & 0x1ff) + 0x400;
  108. reg &= ~3;
  109. }
  110. if (realfreq)
  111. *realfreq = ((28224000 * 10) / reg + 5) / 10;
  112. return 0;
  113. }
  114. #define PCXHR_FREQ_REG_MASK 0x1f
  115. #define PCXHR_FREQ_QUARTZ_48000 0x00
  116. #define PCXHR_FREQ_QUARTZ_24000 0x01
  117. #define PCXHR_FREQ_QUARTZ_12000 0x09
  118. #define PCXHR_FREQ_QUARTZ_32000 0x08
  119. #define PCXHR_FREQ_QUARTZ_16000 0x04
  120. #define PCXHR_FREQ_QUARTZ_8000 0x0c
  121. #define PCXHR_FREQ_QUARTZ_44100 0x02
  122. #define PCXHR_FREQ_QUARTZ_22050 0x0a
  123. #define PCXHR_FREQ_QUARTZ_11025 0x06
  124. #define PCXHR_FREQ_PLL 0x05
  125. #define PCXHR_FREQ_QUARTZ_192000 0x10
  126. #define PCXHR_FREQ_QUARTZ_96000 0x18
  127. #define PCXHR_FREQ_QUARTZ_176400 0x14
  128. #define PCXHR_FREQ_QUARTZ_88200 0x1c
  129. #define PCXHR_FREQ_QUARTZ_128000 0x12
  130. #define PCXHR_FREQ_QUARTZ_64000 0x1a
  131. #define PCXHR_FREQ_WORD_CLOCK 0x0f
  132. #define PCXHR_FREQ_SYNC_AES 0x0e
  133. #define PCXHR_FREQ_AES_1 0x07
  134. #define PCXHR_FREQ_AES_2 0x0b
  135. #define PCXHR_FREQ_AES_3 0x03
  136. #define PCXHR_FREQ_AES_4 0x0d
  137. #define PCXHR_MODIFY_CLOCK_S_BIT 0x04
  138. #define PCXHR_IRQ_TIMER_FREQ 92000
  139. #define PCXHR_IRQ_TIMER_PERIOD 48
  140. static int pcxhr_get_clock_reg(struct pcxhr_mgr *mgr, unsigned int rate,
  141. unsigned int *reg, unsigned int *freq)
  142. {
  143. unsigned int val, realfreq, pllreg;
  144. struct pcxhr_rmh rmh;
  145. int err;
  146. realfreq = rate;
  147. switch (mgr->use_clock_type) {
  148. case PCXHR_CLOCK_TYPE_INTERNAL : /* clock by quartz or pll */
  149. switch (rate) {
  150. case 48000 : val = PCXHR_FREQ_QUARTZ_48000; break;
  151. case 24000 : val = PCXHR_FREQ_QUARTZ_24000; break;
  152. case 12000 : val = PCXHR_FREQ_QUARTZ_12000; break;
  153. case 32000 : val = PCXHR_FREQ_QUARTZ_32000; break;
  154. case 16000 : val = PCXHR_FREQ_QUARTZ_16000; break;
  155. case 8000 : val = PCXHR_FREQ_QUARTZ_8000; break;
  156. case 44100 : val = PCXHR_FREQ_QUARTZ_44100; break;
  157. case 22050 : val = PCXHR_FREQ_QUARTZ_22050; break;
  158. case 11025 : val = PCXHR_FREQ_QUARTZ_11025; break;
  159. case 192000 : val = PCXHR_FREQ_QUARTZ_192000; break;
  160. case 96000 : val = PCXHR_FREQ_QUARTZ_96000; break;
  161. case 176400 : val = PCXHR_FREQ_QUARTZ_176400; break;
  162. case 88200 : val = PCXHR_FREQ_QUARTZ_88200; break;
  163. case 128000 : val = PCXHR_FREQ_QUARTZ_128000; break;
  164. case 64000 : val = PCXHR_FREQ_QUARTZ_64000; break;
  165. default :
  166. val = PCXHR_FREQ_PLL;
  167. /* get the value for the pll register */
  168. err = pcxhr_pll_freq_register(rate, &pllreg, &realfreq);
  169. if (err)
  170. return err;
  171. pcxhr_init_rmh(&rmh, CMD_ACCESS_IO_WRITE);
  172. rmh.cmd[0] |= IO_NUM_REG_GENCLK;
  173. rmh.cmd[1] = pllreg & MASK_DSP_WORD;
  174. rmh.cmd[2] = pllreg >> 24;
  175. rmh.cmd_len = 3;
  176. err = pcxhr_send_msg(mgr, &rmh);
  177. if (err < 0) {
  178. snd_printk(KERN_ERR
  179. "error CMD_ACCESS_IO_WRITE for PLL register : %x!\n",
  180. err );
  181. return err;
  182. }
  183. }
  184. break;
  185. case PCXHR_CLOCK_TYPE_WORD_CLOCK : val = PCXHR_FREQ_WORD_CLOCK; break;
  186. case PCXHR_CLOCK_TYPE_AES_SYNC : val = PCXHR_FREQ_SYNC_AES; break;
  187. case PCXHR_CLOCK_TYPE_AES_1 : val = PCXHR_FREQ_AES_1; break;
  188. case PCXHR_CLOCK_TYPE_AES_2 : val = PCXHR_FREQ_AES_2; break;
  189. case PCXHR_CLOCK_TYPE_AES_3 : val = PCXHR_FREQ_AES_3; break;
  190. case PCXHR_CLOCK_TYPE_AES_4 : val = PCXHR_FREQ_AES_4; break;
  191. default : return -EINVAL;
  192. }
  193. *reg = val;
  194. *freq = realfreq;
  195. return 0;
  196. }
  197. int pcxhr_set_clock(struct pcxhr_mgr *mgr, unsigned int rate)
  198. {
  199. unsigned int val, realfreq, speed;
  200. struct pcxhr_rmh rmh;
  201. int err, changed;
  202. if (rate == 0)
  203. return 0; /* nothing to do */
  204. err = pcxhr_get_clock_reg(mgr, rate, &val, &realfreq);
  205. if (err)
  206. return err;
  207. /* codec speed modes */
  208. if (rate < 55000)
  209. speed = 0; /* single speed */
  210. else if (rate < 100000)
  211. speed = 1; /* dual speed */
  212. else
  213. speed = 2; /* quad speed */
  214. if (mgr->codec_speed != speed) {
  215. pcxhr_init_rmh(&rmh, CMD_ACCESS_IO_WRITE); /* mute outputs */
  216. rmh.cmd[0] |= IO_NUM_REG_MUTE_OUT;
  217. err = pcxhr_send_msg(mgr, &rmh);
  218. if (err)
  219. return err;
  220. pcxhr_init_rmh(&rmh, CMD_ACCESS_IO_WRITE); /* set speed ratio */
  221. rmh.cmd[0] |= IO_NUM_SPEED_RATIO;
  222. rmh.cmd[1] = speed;
  223. rmh.cmd_len = 2;
  224. err = pcxhr_send_msg(mgr, &rmh);
  225. if (err)
  226. return err;
  227. }
  228. /* set the new frequency */
  229. snd_printdd("clock register : set %x\n", val);
  230. err = pcxhr_write_io_num_reg_cont(mgr, PCXHR_FREQ_REG_MASK, val, &changed);
  231. if (err)
  232. return err;
  233. mgr->sample_rate_real = realfreq;
  234. mgr->cur_clock_type = mgr->use_clock_type;
  235. /* unmute after codec speed modes */
  236. if (mgr->codec_speed != speed) {
  237. pcxhr_init_rmh(&rmh, CMD_ACCESS_IO_READ); /* unmute outputs */
  238. rmh.cmd[0] |= IO_NUM_REG_MUTE_OUT;
  239. err = pcxhr_send_msg(mgr, &rmh);
  240. if (err)
  241. return err;
  242. mgr->codec_speed = speed; /* save new codec speed */
  243. }
  244. if (changed) {
  245. pcxhr_init_rmh(&rmh, CMD_MODIFY_CLOCK);
  246. rmh.cmd[0] |= PCXHR_MODIFY_CLOCK_S_BIT; /* resync fifos */
  247. if (rate < PCXHR_IRQ_TIMER_FREQ)
  248. rmh.cmd[1] = PCXHR_IRQ_TIMER_PERIOD;
  249. else
  250. rmh.cmd[1] = PCXHR_IRQ_TIMER_PERIOD * 2;
  251. rmh.cmd[2] = rate;
  252. rmh.cmd_len = 3;
  253. err = pcxhr_send_msg(mgr, &rmh);
  254. if (err)
  255. return err;
  256. }
  257. snd_printdd("pcxhr_set_clock to %dHz (realfreq=%d)\n", rate, realfreq);
  258. return 0;
  259. }
  260. int pcxhr_get_external_clock(struct pcxhr_mgr *mgr, enum pcxhr_clock_type clock_type,
  261. int *sample_rate)
  262. {
  263. struct pcxhr_rmh rmh;
  264. unsigned char reg;
  265. int err, rate;
  266. switch (clock_type) {
  267. case PCXHR_CLOCK_TYPE_WORD_CLOCK : reg = REG_STATUS_WORD_CLOCK; break;
  268. case PCXHR_CLOCK_TYPE_AES_SYNC : reg = REG_STATUS_AES_SYNC; break;
  269. case PCXHR_CLOCK_TYPE_AES_1 : reg = REG_STATUS_AES_1; break;
  270. case PCXHR_CLOCK_TYPE_AES_2 : reg = REG_STATUS_AES_2; break;
  271. case PCXHR_CLOCK_TYPE_AES_3 : reg = REG_STATUS_AES_3; break;
  272. case PCXHR_CLOCK_TYPE_AES_4 : reg = REG_STATUS_AES_4; break;
  273. default : return -EINVAL;
  274. }
  275. pcxhr_init_rmh(&rmh, CMD_ACCESS_IO_READ);
  276. rmh.cmd_len = 2;
  277. rmh.cmd[0] |= IO_NUM_REG_STATUS;
  278. if (mgr->last_reg_stat != reg) {
  279. rmh.cmd[1] = reg;
  280. err = pcxhr_send_msg(mgr, &rmh);
  281. if (err)
  282. return err;
  283. udelay(100); /* wait minimum 2 sample_frames at 32kHz ! */
  284. mgr->last_reg_stat = reg;
  285. }
  286. rmh.cmd[1] = REG_STATUS_CURRENT;
  287. err = pcxhr_send_msg(mgr, &rmh);
  288. if (err)
  289. return err;
  290. switch (rmh.stat[1] & 0x0f) {
  291. case REG_STATUS_SYNC_32000 : rate = 32000; break;
  292. case REG_STATUS_SYNC_44100 : rate = 44100; break;
  293. case REG_STATUS_SYNC_48000 : rate = 48000; break;
  294. case REG_STATUS_SYNC_64000 : rate = 64000; break;
  295. case REG_STATUS_SYNC_88200 : rate = 88200; break;
  296. case REG_STATUS_SYNC_96000 : rate = 96000; break;
  297. case REG_STATUS_SYNC_128000 : rate = 128000; break;
  298. case REG_STATUS_SYNC_176400 : rate = 176400; break;
  299. case REG_STATUS_SYNC_192000 : rate = 192000; break;
  300. default: rate = 0;
  301. }
  302. snd_printdd("External clock is at %d Hz\n", rate);
  303. *sample_rate = rate;
  304. return 0;
  305. }
  306. /*
  307. * start or stop playback/capture substream
  308. */
  309. static int pcxhr_set_stream_state(struct pcxhr_stream *stream)
  310. {
  311. int err;
  312. struct snd_pcxhr *chip;
  313. struct pcxhr_rmh rmh;
  314. int stream_mask, start;
  315. if (stream->status == PCXHR_STREAM_STATUS_SCHEDULE_RUN)
  316. start = 1;
  317. else {
  318. if (stream->status != PCXHR_STREAM_STATUS_SCHEDULE_STOP) {
  319. snd_printk(KERN_ERR "ERROR pcxhr_set_stream_state CANNOT be stopped\n");
  320. return -EINVAL;
  321. }
  322. start = 0;
  323. }
  324. if (!stream->substream)
  325. return -EINVAL;
  326. stream->timer_abs_periods = 0;
  327. stream->timer_period_frag = 0; /* reset theoretical stream pos */
  328. stream->timer_buf_periods = 0;
  329. stream->timer_is_synced = 0;
  330. stream_mask = stream->pipe->is_capture ? 1 : 1<<stream->substream->number;
  331. pcxhr_init_rmh(&rmh, start ? CMD_START_STREAM : CMD_STOP_STREAM);
  332. pcxhr_set_pipe_cmd_params(&rmh, stream->pipe->is_capture,
  333. stream->pipe->first_audio, 0, stream_mask);
  334. chip = snd_pcm_substream_chip(stream->substream);
  335. err = pcxhr_send_msg(chip->mgr, &rmh);
  336. if (err)
  337. snd_printk(KERN_ERR "ERROR pcxhr_set_stream_state err=%x;\n", err);
  338. stream->status = start ? PCXHR_STREAM_STATUS_STARTED : PCXHR_STREAM_STATUS_STOPPED;
  339. return err;
  340. }
  341. #define HEADER_FMT_BASE_LIN 0xfed00000
  342. #define HEADER_FMT_BASE_FLOAT 0xfad00000
  343. #define HEADER_FMT_INTEL 0x00008000
  344. #define HEADER_FMT_24BITS 0x00004000
  345. #define HEADER_FMT_16BITS 0x00002000
  346. #define HEADER_FMT_UPTO11 0x00000200
  347. #define HEADER_FMT_UPTO32 0x00000100
  348. #define HEADER_FMT_MONO 0x00000080
  349. static int pcxhr_set_format(struct pcxhr_stream *stream)
  350. {
  351. int err, is_capture, sample_rate, stream_num;
  352. struct snd_pcxhr *chip;
  353. struct pcxhr_rmh rmh;
  354. unsigned int header;
  355. switch (stream->format) {
  356. case SNDRV_PCM_FORMAT_U8:
  357. header = HEADER_FMT_BASE_LIN;
  358. break;
  359. case SNDRV_PCM_FORMAT_S16_LE:
  360. header = HEADER_FMT_BASE_LIN | HEADER_FMT_16BITS | HEADER_FMT_INTEL;
  361. break;
  362. case SNDRV_PCM_FORMAT_S16_BE:
  363. header = HEADER_FMT_BASE_LIN | HEADER_FMT_16BITS;
  364. break;
  365. case SNDRV_PCM_FORMAT_S24_3LE:
  366. header = HEADER_FMT_BASE_LIN | HEADER_FMT_24BITS | HEADER_FMT_INTEL;
  367. break;
  368. case SNDRV_PCM_FORMAT_S24_3BE:
  369. header = HEADER_FMT_BASE_LIN | HEADER_FMT_24BITS;
  370. break;
  371. case SNDRV_PCM_FORMAT_FLOAT_LE:
  372. header = HEADER_FMT_BASE_FLOAT | HEADER_FMT_INTEL;
  373. break;
  374. default:
  375. snd_printk(KERN_ERR "error pcxhr_set_format() : unknown format\n");
  376. return -EINVAL;
  377. }
  378. chip = snd_pcm_substream_chip(stream->substream);
  379. sample_rate = chip->mgr->sample_rate;
  380. if (sample_rate <= 32000 && sample_rate !=0) {
  381. if (sample_rate <= 11025)
  382. header |= HEADER_FMT_UPTO11;
  383. else
  384. header |= HEADER_FMT_UPTO32;
  385. }
  386. if (stream->channels == 1)
  387. header |= HEADER_FMT_MONO;
  388. is_capture = stream->pipe->is_capture;
  389. stream_num = is_capture ? 0 : stream->substream->number;
  390. pcxhr_init_rmh(&rmh, is_capture ? CMD_FORMAT_STREAM_IN : CMD_FORMAT_STREAM_OUT);
  391. pcxhr_set_pipe_cmd_params(&rmh, is_capture, stream->pipe->first_audio, stream_num, 0);
  392. if (is_capture)
  393. rmh.cmd[0] |= 1<<12;
  394. rmh.cmd[1] = 0;
  395. rmh.cmd[2] = header >> 8;
  396. rmh.cmd[3] = (header & 0xff) << 16;
  397. rmh.cmd_len = 4;
  398. err = pcxhr_send_msg(chip->mgr, &rmh);
  399. if (err)
  400. snd_printk(KERN_ERR "ERROR pcxhr_set_format err=%x;\n", err);
  401. return err;
  402. }
  403. static int pcxhr_update_r_buffer(struct pcxhr_stream *stream)
  404. {
  405. int err, is_capture, stream_num;
  406. struct pcxhr_rmh rmh;
  407. struct snd_pcm_substream *subs = stream->substream;
  408. struct snd_pcxhr *chip = snd_pcm_substream_chip(subs);
  409. is_capture = (subs->stream == SNDRV_PCM_STREAM_CAPTURE);
  410. stream_num = is_capture ? 0 : subs->number;
  411. snd_printdd("pcxhr_update_r_buffer(pcm%c%d) : addr(%p) bytes(%zx) subs(%d)\n",
  412. is_capture ? 'c' : 'p',
  413. chip->chip_idx, (void*)subs->runtime->dma_addr,
  414. subs->runtime->dma_bytes, subs->number);
  415. pcxhr_init_rmh(&rmh, CMD_UPDATE_R_BUFFERS);
  416. pcxhr_set_pipe_cmd_params(&rmh, is_capture, stream->pipe->first_audio, stream_num, 0);
  417. snd_assert(subs->runtime->dma_bytes < 0x200000); /* max buffer size is 2 MByte */
  418. rmh.cmd[1] = subs->runtime->dma_bytes * 8; /* size in bits */
  419. rmh.cmd[2] = subs->runtime->dma_addr >> 24; /* most significant byte */
  420. rmh.cmd[2] |= 1<<19; /* this is a circular buffer */
  421. rmh.cmd[3] = subs->runtime->dma_addr & MASK_DSP_WORD; /* least 3 significant bytes */
  422. rmh.cmd_len = 4;
  423. err = pcxhr_send_msg(chip->mgr, &rmh);
  424. if (err)
  425. snd_printk(KERN_ERR "ERROR CMD_UPDATE_R_BUFFERS err=%x;\n", err);
  426. return err;
  427. }
  428. #if 0
  429. static int pcxhr_pipe_sample_count(struct pcxhr_stream *stream, snd_pcm_uframes_t *sample_count)
  430. {
  431. struct pcxhr_rmh rmh;
  432. int err;
  433. pcxhr_t *chip = snd_pcm_substream_chip(stream->substream);
  434. pcxhr_init_rmh(&rmh, CMD_PIPE_SAMPLE_COUNT);
  435. pcxhr_set_pipe_cmd_params(&rmh, stream->pipe->is_capture, 0, 0,
  436. 1<<stream->pipe->first_audio);
  437. err = pcxhr_send_msg(chip->mgr, &rmh);
  438. if (err == 0) {
  439. *sample_count = ((snd_pcm_uframes_t)rmh.stat[0]) << 24;
  440. *sample_count += (snd_pcm_uframes_t)rmh.stat[1];
  441. }
  442. snd_printdd("PIPE_SAMPLE_COUNT = %lx\n", *sample_count);
  443. return err;
  444. }
  445. #endif
  446. static inline int pcxhr_stream_scheduled_get_pipe(struct pcxhr_stream *stream,
  447. struct pcxhr_pipe **pipe)
  448. {
  449. if (stream->status == PCXHR_STREAM_STATUS_SCHEDULE_RUN) {
  450. *pipe = stream->pipe;
  451. return 1;
  452. }
  453. return 0;
  454. }
  455. static void pcxhr_trigger_tasklet(unsigned long arg)
  456. {
  457. unsigned long flags;
  458. int i, j, err;
  459. struct pcxhr_pipe *pipe;
  460. struct snd_pcxhr *chip;
  461. struct pcxhr_mgr *mgr = (struct pcxhr_mgr*)(arg);
  462. int capture_mask = 0;
  463. int playback_mask = 0;
  464. #ifdef CONFIG_SND_DEBUG_DETECT
  465. struct timeval my_tv1, my_tv2;
  466. do_gettimeofday(&my_tv1);
  467. #endif
  468. mutex_lock(&mgr->setup_mutex);
  469. /* check the pipes concerned and build pipe_array */
  470. for (i = 0; i < mgr->num_cards; i++) {
  471. chip = mgr->chip[i];
  472. for (j = 0; j < chip->nb_streams_capt; j++) {
  473. if (pcxhr_stream_scheduled_get_pipe(&chip->capture_stream[j], &pipe))
  474. capture_mask |= (1 << pipe->first_audio);
  475. }
  476. for (j = 0; j < chip->nb_streams_play; j++) {
  477. if (pcxhr_stream_scheduled_get_pipe(&chip->playback_stream[j], &pipe)) {
  478. playback_mask |= (1 << pipe->first_audio);
  479. break; /* add only once, as all playback streams of
  480. * one chip use the same pipe
  481. */
  482. }
  483. }
  484. }
  485. if (capture_mask == 0 && playback_mask == 0) {
  486. mutex_unlock(&mgr->setup_mutex);
  487. snd_printk(KERN_ERR "pcxhr_trigger_tasklet : no pipes\n");
  488. return;
  489. }
  490. snd_printdd("pcxhr_trigger_tasklet : playback_mask=%x capture_mask=%x\n",
  491. playback_mask, capture_mask);
  492. /* synchronous stop of all the pipes concerned */
  493. err = pcxhr_set_pipe_state(mgr, playback_mask, capture_mask, 0);
  494. if (err) {
  495. mutex_unlock(&mgr->setup_mutex);
  496. snd_printk(KERN_ERR "pcxhr_trigger_tasklet : error stop pipes (P%x C%x)\n",
  497. playback_mask, capture_mask);
  498. return;
  499. }
  500. /* unfortunately the dsp lost format and buffer info with the stop pipe */
  501. for (i = 0; i < mgr->num_cards; i++) {
  502. struct pcxhr_stream *stream;
  503. chip = mgr->chip[i];
  504. for (j = 0; j < chip->nb_streams_capt; j++) {
  505. stream = &chip->capture_stream[j];
  506. if (pcxhr_stream_scheduled_get_pipe(stream, &pipe)) {
  507. err = pcxhr_set_format(stream);
  508. err = pcxhr_update_r_buffer(stream);
  509. }
  510. }
  511. for (j = 0; j < chip->nb_streams_play; j++) {
  512. stream = &chip->playback_stream[j];
  513. if (pcxhr_stream_scheduled_get_pipe(stream, &pipe)) {
  514. err = pcxhr_set_format(stream);
  515. err = pcxhr_update_r_buffer(stream);
  516. }
  517. }
  518. }
  519. /* start all the streams */
  520. for (i = 0; i < mgr->num_cards; i++) {
  521. struct pcxhr_stream *stream;
  522. chip = mgr->chip[i];
  523. for (j = 0; j < chip->nb_streams_capt; j++) {
  524. stream = &chip->capture_stream[j];
  525. if (pcxhr_stream_scheduled_get_pipe(stream, &pipe))
  526. err = pcxhr_set_stream_state(stream);
  527. }
  528. for (j = 0; j < chip->nb_streams_play; j++) {
  529. stream = &chip->playback_stream[j];
  530. if (pcxhr_stream_scheduled_get_pipe(stream, &pipe))
  531. err = pcxhr_set_stream_state(stream);
  532. }
  533. }
  534. /* synchronous start of all the pipes concerned */
  535. err = pcxhr_set_pipe_state(mgr, playback_mask, capture_mask, 1);
  536. if (err) {
  537. mutex_unlock(&mgr->setup_mutex);
  538. snd_printk(KERN_ERR "pcxhr_trigger_tasklet : error start pipes (P%x C%x)\n",
  539. playback_mask, capture_mask);
  540. return;
  541. }
  542. /* put the streams into the running state now (increment pointer by interrupt) */
  543. spin_lock_irqsave(&mgr->lock, flags);
  544. for ( i =0; i < mgr->num_cards; i++) {
  545. struct pcxhr_stream *stream;
  546. chip = mgr->chip[i];
  547. for(j = 0; j < chip->nb_streams_capt; j++) {
  548. stream = &chip->capture_stream[j];
  549. if(stream->status == PCXHR_STREAM_STATUS_STARTED)
  550. stream->status = PCXHR_STREAM_STATUS_RUNNING;
  551. }
  552. for (j = 0; j < chip->nb_streams_play; j++) {
  553. stream = &chip->playback_stream[j];
  554. if (stream->status == PCXHR_STREAM_STATUS_STARTED) {
  555. /* playback will already have advanced ! */
  556. stream->timer_period_frag += PCXHR_GRANULARITY;
  557. stream->status = PCXHR_STREAM_STATUS_RUNNING;
  558. }
  559. }
  560. }
  561. spin_unlock_irqrestore(&mgr->lock, flags);
  562. mutex_unlock(&mgr->setup_mutex);
  563. #ifdef CONFIG_SND_DEBUG_DETECT
  564. do_gettimeofday(&my_tv2);
  565. snd_printdd("***TRIGGER TASKLET*** TIME = %ld (err = %x)\n",
  566. my_tv2.tv_usec - my_tv1.tv_usec, err);
  567. #endif
  568. }
  569. /*
  570. * trigger callback
  571. */
  572. static int pcxhr_trigger(struct snd_pcm_substream *subs, int cmd)
  573. {
  574. struct pcxhr_stream *stream;
  575. struct snd_pcm_substream *s;
  576. switch (cmd) {
  577. case SNDRV_PCM_TRIGGER_START:
  578. snd_printdd("SNDRV_PCM_TRIGGER_START\n");
  579. if (snd_pcm_stream_linked(subs)) {
  580. struct snd_pcxhr *chip = snd_pcm_substream_chip(subs);
  581. snd_pcm_group_for_each_entry(s, subs) {
  582. stream = s->runtime->private_data;
  583. stream->status =
  584. PCXHR_STREAM_STATUS_SCHEDULE_RUN;
  585. snd_pcm_trigger_done(s, subs);
  586. }
  587. tasklet_hi_schedule(&chip->mgr->trigger_taskq);
  588. } else {
  589. stream = subs->runtime->private_data;
  590. snd_printdd("Only one Substream %c %d\n",
  591. stream->pipe->is_capture ? 'C' : 'P',
  592. stream->pipe->first_audio);
  593. if (pcxhr_set_format(stream))
  594. return -EINVAL;
  595. if (pcxhr_update_r_buffer(stream))
  596. return -EINVAL;
  597. if (pcxhr_set_stream_state(stream))
  598. return -EINVAL;
  599. stream->status = PCXHR_STREAM_STATUS_RUNNING;
  600. }
  601. break;
  602. case SNDRV_PCM_TRIGGER_STOP:
  603. snd_printdd("SNDRV_PCM_TRIGGER_STOP\n");
  604. snd_pcm_group_for_each_entry(s, subs) {
  605. stream = s->runtime->private_data;
  606. stream->status = PCXHR_STREAM_STATUS_SCHEDULE_STOP;
  607. if (pcxhr_set_stream_state(stream))
  608. return -EINVAL;
  609. snd_pcm_trigger_done(s, subs);
  610. }
  611. break;
  612. case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
  613. case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
  614. /* TODO */
  615. default:
  616. return -EINVAL;
  617. }
  618. return 0;
  619. }
  620. static int pcxhr_hardware_timer(struct pcxhr_mgr *mgr, int start)
  621. {
  622. struct pcxhr_rmh rmh;
  623. int err;
  624. pcxhr_init_rmh(&rmh, CMD_SET_TIMER_INTERRUPT);
  625. if (start) {
  626. mgr->dsp_time_last = PCXHR_DSP_TIME_INVALID; /* last dsp time invalid */
  627. rmh.cmd[0] |= PCXHR_GRANULARITY;
  628. }
  629. err = pcxhr_send_msg(mgr, &rmh);
  630. if (err < 0)
  631. snd_printk(KERN_ERR "error pcxhr_hardware_timer err(%x)\n", err);
  632. return err;
  633. }
  634. /*
  635. * prepare callback for all pcms
  636. */
  637. static int pcxhr_prepare(struct snd_pcm_substream *subs)
  638. {
  639. struct snd_pcxhr *chip = snd_pcm_substream_chip(subs);
  640. struct pcxhr_mgr *mgr = chip->mgr;
  641. /*
  642. struct pcxhr_stream *stream = (pcxhr_stream_t*)subs->runtime->private_data;
  643. */
  644. int err = 0;
  645. snd_printdd("pcxhr_prepare : period_size(%lx) periods(%x) buffer_size(%lx)\n",
  646. subs->runtime->period_size, subs->runtime->periods,
  647. subs->runtime->buffer_size);
  648. /*
  649. if(subs->runtime->period_size <= PCXHR_GRANULARITY) {
  650. snd_printk(KERN_ERR "pcxhr_prepare : error period_size too small (%x)\n",
  651. (unsigned int)subs->runtime->period_size);
  652. return -EINVAL;
  653. }
  654. */
  655. mutex_lock(&mgr->setup_mutex);
  656. do {
  657. /* if the stream was stopped before, format and buffer were reset */
  658. /*
  659. if(stream->status == PCXHR_STREAM_STATUS_STOPPED) {
  660. err = pcxhr_set_format(stream);
  661. if(err) break;
  662. err = pcxhr_update_r_buffer(stream);
  663. if(err) break;
  664. }
  665. */
  666. /* only the first stream can choose the sample rate */
  667. /* the further opened streams will be limited to its frequency (see open) */
  668. /* set the clock only once (first stream) */
  669. if (mgr->sample_rate != subs->runtime->rate) {
  670. err = pcxhr_set_clock(mgr, subs->runtime->rate);
  671. if (err)
  672. break;
  673. if (mgr->sample_rate == 0)
  674. /* start the DSP-timer */
  675. err = pcxhr_hardware_timer(mgr, 1);
  676. mgr->sample_rate = subs->runtime->rate;
  677. }
  678. } while(0); /* do only once (so we can use break instead of goto) */
  679. mutex_unlock(&mgr->setup_mutex);
  680. return err;
  681. }
  682. /*
  683. * HW_PARAMS callback for all pcms
  684. */
  685. static int pcxhr_hw_params(struct snd_pcm_substream *subs,
  686. struct snd_pcm_hw_params *hw)
  687. {
  688. struct snd_pcxhr *chip = snd_pcm_substream_chip(subs);
  689. struct pcxhr_mgr *mgr = chip->mgr;
  690. struct pcxhr_stream *stream = subs->runtime->private_data;
  691. snd_pcm_format_t format;
  692. int err;
  693. int channels;
  694. /* set up channels */
  695. channels = params_channels(hw);
  696. /* set up format for the stream */
  697. format = params_format(hw);
  698. mutex_lock(&mgr->setup_mutex);
  699. stream->channels = channels;
  700. stream->format = format;
  701. /* set the format to the board */
  702. /*
  703. err = pcxhr_set_format(stream);
  704. if(err) {
  705. mutex_unlock(&mgr->setup_mutex);
  706. return err;
  707. }
  708. */
  709. /* allocate buffer */
  710. err = snd_pcm_lib_malloc_pages(subs, params_buffer_bytes(hw));
  711. /*
  712. if (err > 0) {
  713. err = pcxhr_update_r_buffer(stream);
  714. }
  715. */
  716. mutex_unlock(&mgr->setup_mutex);
  717. return err;
  718. }
  719. static int pcxhr_hw_free(struct snd_pcm_substream *subs)
  720. {
  721. snd_pcm_lib_free_pages(subs);
  722. return 0;
  723. }
  724. /*
  725. * CONFIGURATION SPACE for all pcms, mono pcm must update channels_max
  726. */
  727. static struct snd_pcm_hardware pcxhr_caps =
  728. {
  729. .info = ( SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
  730. SNDRV_PCM_INFO_MMAP_VALID | SNDRV_PCM_INFO_SYNC_START |
  731. 0 /*SNDRV_PCM_INFO_PAUSE*/),
  732. .formats = ( SNDRV_PCM_FMTBIT_U8 |
  733. SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S16_BE |
  734. SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S24_3BE |
  735. SNDRV_PCM_FMTBIT_FLOAT_LE ),
  736. .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_192000,
  737. .rate_min = 8000,
  738. .rate_max = 192000,
  739. .channels_min = 1,
  740. .channels_max = 2,
  741. .buffer_bytes_max = (32*1024),
  742. /* 1 byte == 1 frame U8 mono (PCXHR_GRANULARITY is frames!) */
  743. .period_bytes_min = (2*PCXHR_GRANULARITY),
  744. .period_bytes_max = (16*1024),
  745. .periods_min = 2,
  746. .periods_max = (32*1024/PCXHR_GRANULARITY),
  747. };
  748. static int pcxhr_open(struct snd_pcm_substream *subs)
  749. {
  750. struct snd_pcxhr *chip = snd_pcm_substream_chip(subs);
  751. struct pcxhr_mgr *mgr = chip->mgr;
  752. struct snd_pcm_runtime *runtime = subs->runtime;
  753. struct pcxhr_stream *stream;
  754. int is_capture;
  755. mutex_lock(&mgr->setup_mutex);
  756. /* copy the struct snd_pcm_hardware struct */
  757. runtime->hw = pcxhr_caps;
  758. if( subs->stream == SNDRV_PCM_STREAM_PLAYBACK ) {
  759. snd_printdd("pcxhr_open playback chip%d subs%d\n",
  760. chip->chip_idx, subs->number);
  761. is_capture = 0;
  762. stream = &chip->playback_stream[subs->number];
  763. } else {
  764. snd_printdd("pcxhr_open capture chip%d subs%d\n",
  765. chip->chip_idx, subs->number);
  766. is_capture = 1;
  767. if (mgr->mono_capture)
  768. runtime->hw.channels_max = 1;
  769. else
  770. runtime->hw.channels_min = 2;
  771. stream = &chip->capture_stream[subs->number];
  772. }
  773. if (stream->status != PCXHR_STREAM_STATUS_FREE){
  774. /* streams in use */
  775. snd_printk(KERN_ERR "pcxhr_open chip%d subs%d in use\n",
  776. chip->chip_idx, subs->number);
  777. mutex_unlock(&mgr->setup_mutex);
  778. return -EBUSY;
  779. }
  780. /* if a sample rate is already used or fixed by external clock,
  781. * the stream cannot change
  782. */
  783. if (mgr->sample_rate)
  784. runtime->hw.rate_min = runtime->hw.rate_max = mgr->sample_rate;
  785. else {
  786. if (mgr->use_clock_type != PCXHR_CLOCK_TYPE_INTERNAL) {
  787. int external_rate;
  788. if (pcxhr_get_external_clock(mgr, mgr->use_clock_type,
  789. &external_rate) ||
  790. external_rate == 0) {
  791. /* cannot detect the external clock rate */
  792. mutex_unlock(&mgr->setup_mutex);
  793. return -EBUSY;
  794. }
  795. runtime->hw.rate_min = runtime->hw.rate_max = external_rate;
  796. }
  797. }
  798. stream->status = PCXHR_STREAM_STATUS_OPEN;
  799. stream->substream = subs;
  800. stream->channels = 0; /* not configured yet */
  801. runtime->private_data = stream;
  802. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES, 4);
  803. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES, 4);
  804. mgr->ref_count_rate++;
  805. mutex_unlock(&mgr->setup_mutex);
  806. return 0;
  807. }
  808. static int pcxhr_close(struct snd_pcm_substream *subs)
  809. {
  810. struct snd_pcxhr *chip = snd_pcm_substream_chip(subs);
  811. struct pcxhr_mgr *mgr = chip->mgr;
  812. struct pcxhr_stream *stream = subs->runtime->private_data;
  813. mutex_lock(&mgr->setup_mutex);
  814. snd_printdd("pcxhr_close chip%d subs%d\n", chip->chip_idx, subs->number);
  815. /* sample rate released */
  816. if (--mgr->ref_count_rate == 0) {
  817. mgr->sample_rate = 0; /* the sample rate is no more locked */
  818. pcxhr_hardware_timer(mgr, 0); /* stop the DSP-timer */
  819. }
  820. stream->status = PCXHR_STREAM_STATUS_FREE;
  821. stream->substream = NULL;
  822. mutex_unlock(&mgr->setup_mutex);
  823. return 0;
  824. }
  825. static snd_pcm_uframes_t pcxhr_stream_pointer(struct snd_pcm_substream *subs)
  826. {
  827. unsigned long flags;
  828. u_int32_t timer_period_frag;
  829. int timer_buf_periods;
  830. struct snd_pcxhr *chip = snd_pcm_substream_chip(subs);
  831. struct snd_pcm_runtime *runtime = subs->runtime;
  832. struct pcxhr_stream *stream = runtime->private_data;
  833. spin_lock_irqsave(&chip->mgr->lock, flags);
  834. /* get the period fragment and the nb of periods in the buffer */
  835. timer_period_frag = stream->timer_period_frag;
  836. timer_buf_periods = stream->timer_buf_periods;
  837. spin_unlock_irqrestore(&chip->mgr->lock, flags);
  838. return (snd_pcm_uframes_t)((timer_buf_periods * runtime->period_size) +
  839. timer_period_frag);
  840. }
  841. static struct snd_pcm_ops pcxhr_ops = {
  842. .open = pcxhr_open,
  843. .close = pcxhr_close,
  844. .ioctl = snd_pcm_lib_ioctl,
  845. .prepare = pcxhr_prepare,
  846. .hw_params = pcxhr_hw_params,
  847. .hw_free = pcxhr_hw_free,
  848. .trigger = pcxhr_trigger,
  849. .pointer = pcxhr_stream_pointer,
  850. };
  851. /*
  852. */
  853. int pcxhr_create_pcm(struct snd_pcxhr *chip)
  854. {
  855. int err;
  856. struct snd_pcm *pcm;
  857. char name[32];
  858. sprintf(name, "pcxhr %d", chip->chip_idx);
  859. if ((err = snd_pcm_new(chip->card, name, 0,
  860. chip->nb_streams_play,
  861. chip->nb_streams_capt, &pcm)) < 0) {
  862. snd_printk(KERN_ERR "cannot create pcm %s\n", name);
  863. return err;
  864. }
  865. pcm->private_data = chip;
  866. if (chip->nb_streams_play)
  867. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &pcxhr_ops);
  868. if (chip->nb_streams_capt)
  869. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &pcxhr_ops);
  870. pcm->info_flags = 0;
  871. strcpy(pcm->name, name);
  872. snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
  873. snd_dma_pci_data(chip->mgr->pci),
  874. 32*1024, 32*1024);
  875. chip->pcm = pcm;
  876. return 0;
  877. }
  878. static int pcxhr_chip_free(struct snd_pcxhr *chip)
  879. {
  880. kfree(chip);
  881. return 0;
  882. }
  883. static int pcxhr_chip_dev_free(struct snd_device *device)
  884. {
  885. struct snd_pcxhr *chip = device->device_data;
  886. return pcxhr_chip_free(chip);
  887. }
  888. /*
  889. */
  890. static int __devinit pcxhr_create(struct pcxhr_mgr *mgr, struct snd_card *card, int idx)
  891. {
  892. int err;
  893. struct snd_pcxhr *chip;
  894. static struct snd_device_ops ops = {
  895. .dev_free = pcxhr_chip_dev_free,
  896. };
  897. mgr->chip[idx] = chip = kzalloc(sizeof(*chip), GFP_KERNEL);
  898. if (! chip) {
  899. snd_printk(KERN_ERR "cannot allocate chip\n");
  900. return -ENOMEM;
  901. }
  902. chip->card = card;
  903. chip->chip_idx = idx;
  904. chip->mgr = mgr;
  905. if (idx < mgr->playback_chips)
  906. /* stereo or mono streams */
  907. chip->nb_streams_play = PCXHR_PLAYBACK_STREAMS;
  908. if (idx < mgr->capture_chips) {
  909. if (mgr->mono_capture)
  910. chip->nb_streams_capt = 2; /* 2 mono streams (left+right) */
  911. else
  912. chip->nb_streams_capt = 1; /* or 1 stereo stream */
  913. }
  914. if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
  915. pcxhr_chip_free(chip);
  916. return err;
  917. }
  918. snd_card_set_dev(card, &mgr->pci->dev);
  919. return 0;
  920. }
  921. /* proc interface */
  922. static void pcxhr_proc_info(struct snd_info_entry *entry, struct snd_info_buffer *buffer)
  923. {
  924. struct snd_pcxhr *chip = entry->private_data;
  925. struct pcxhr_mgr *mgr = chip->mgr;
  926. snd_iprintf(buffer, "\n%s\n", mgr->longname);
  927. /* stats available when embedded DSP is running */
  928. if (mgr->dsp_loaded & (1 << PCXHR_FIRMWARE_DSP_MAIN_INDEX)) {
  929. struct pcxhr_rmh rmh;
  930. short ver_maj = (mgr->dsp_version >> 16) & 0xff;
  931. short ver_min = (mgr->dsp_version >> 8) & 0xff;
  932. short ver_build = mgr->dsp_version & 0xff;
  933. snd_iprintf(buffer, "module version %s\n", PCXHR_DRIVER_VERSION_STRING);
  934. snd_iprintf(buffer, "dsp version %d.%d.%d\n", ver_maj, ver_min, ver_build);
  935. if (mgr->board_has_analog)
  936. snd_iprintf(buffer, "analog io available\n");
  937. else
  938. snd_iprintf(buffer, "digital only board\n");
  939. /* calc cpu load of the dsp */
  940. pcxhr_init_rmh(&rmh, CMD_GET_DSP_RESOURCES);
  941. if( ! pcxhr_send_msg(mgr, &rmh) ) {
  942. int cur = rmh.stat[0];
  943. int ref = rmh.stat[1];
  944. if (ref > 0) {
  945. if (mgr->sample_rate_real != 0 &&
  946. mgr->sample_rate_real != 48000) {
  947. ref = (ref * 48000) / mgr->sample_rate_real;
  948. if (mgr->sample_rate_real >= PCXHR_IRQ_TIMER_FREQ)
  949. ref *= 2;
  950. }
  951. cur = 100 - (100 * cur) / ref;
  952. snd_iprintf(buffer, "cpu load %d%%\n", cur);
  953. snd_iprintf(buffer, "buffer pool %d/%d kWords\n",
  954. rmh.stat[2], rmh.stat[3]);
  955. }
  956. }
  957. snd_iprintf(buffer, "dma granularity : %d\n", PCXHR_GRANULARITY);
  958. snd_iprintf(buffer, "dsp time errors : %d\n", mgr->dsp_time_err);
  959. snd_iprintf(buffer, "dsp async pipe xrun errors : %d\n",
  960. mgr->async_err_pipe_xrun);
  961. snd_iprintf(buffer, "dsp async stream xrun errors : %d\n",
  962. mgr->async_err_stream_xrun);
  963. snd_iprintf(buffer, "dsp async last other error : %x\n",
  964. mgr->async_err_other_last);
  965. /* debug zone dsp */
  966. rmh.cmd[0] = 0x4200 + PCXHR_SIZE_MAX_STATUS;
  967. rmh.cmd_len = 1;
  968. rmh.stat_len = PCXHR_SIZE_MAX_STATUS;
  969. rmh.dsp_stat = 0;
  970. rmh.cmd_idx = CMD_LAST_INDEX;
  971. if( ! pcxhr_send_msg(mgr, &rmh) ) {
  972. int i;
  973. for (i = 0; i < rmh.stat_len; i++)
  974. snd_iprintf(buffer, "debug[%02d] = %06x\n", i, rmh.stat[i]);
  975. }
  976. } else
  977. snd_iprintf(buffer, "no firmware loaded\n");
  978. snd_iprintf(buffer, "\n");
  979. }
  980. static void pcxhr_proc_sync(struct snd_info_entry *entry, struct snd_info_buffer *buffer)
  981. {
  982. struct snd_pcxhr *chip = entry->private_data;
  983. struct pcxhr_mgr *mgr = chip->mgr;
  984. static char *texts[7] = {
  985. "Internal", "Word", "AES Sync", "AES 1", "AES 2", "AES 3", "AES 4"
  986. };
  987. snd_iprintf(buffer, "\n%s\n", mgr->longname);
  988. snd_iprintf(buffer, "Current Sample Clock\t: %s\n", texts[mgr->cur_clock_type]);
  989. snd_iprintf(buffer, "Current Sample Rate\t= %d\n", mgr->sample_rate_real);
  990. /* commands available when embedded DSP is running */
  991. if (mgr->dsp_loaded & (1 << PCXHR_FIRMWARE_DSP_MAIN_INDEX)) {
  992. int i, err, sample_rate;
  993. for (i = PCXHR_CLOCK_TYPE_WORD_CLOCK; i< (3 + mgr->capture_chips); i++) {
  994. err = pcxhr_get_external_clock(mgr, i, &sample_rate);
  995. if (err)
  996. break;
  997. snd_iprintf(buffer, "%s Clock\t\t= %d\n", texts[i], sample_rate);
  998. }
  999. } else
  1000. snd_iprintf(buffer, "no firmware loaded\n");
  1001. snd_iprintf(buffer, "\n");
  1002. }
  1003. static void __devinit pcxhr_proc_init(struct snd_pcxhr *chip)
  1004. {
  1005. struct snd_info_entry *entry;
  1006. if (! snd_card_proc_new(chip->card, "info", &entry))
  1007. snd_info_set_text_ops(entry, chip, pcxhr_proc_info);
  1008. if (! snd_card_proc_new(chip->card, "sync", &entry))
  1009. snd_info_set_text_ops(entry, chip, pcxhr_proc_sync);
  1010. }
  1011. /* end of proc interface */
  1012. /*
  1013. * release all the cards assigned to a manager instance
  1014. */
  1015. static int pcxhr_free(struct pcxhr_mgr *mgr)
  1016. {
  1017. unsigned int i;
  1018. for (i = 0; i < mgr->num_cards; i++) {
  1019. if (mgr->chip[i])
  1020. snd_card_free(mgr->chip[i]->card);
  1021. }
  1022. /* reset board if some firmware was loaded */
  1023. if(mgr->dsp_loaded) {
  1024. pcxhr_reset_board(mgr);
  1025. snd_printdd("reset pcxhr !\n");
  1026. }
  1027. /* release irq */
  1028. if (mgr->irq >= 0)
  1029. free_irq(mgr->irq, mgr);
  1030. pci_release_regions(mgr->pci);
  1031. /* free hostport purgebuffer */
  1032. if (mgr->hostport.area) {
  1033. snd_dma_free_pages(&mgr->hostport);
  1034. mgr->hostport.area = NULL;
  1035. }
  1036. kfree(mgr->prmh);
  1037. pci_disable_device(mgr->pci);
  1038. kfree(mgr);
  1039. return 0;
  1040. }
  1041. /*
  1042. * probe function - creates the card manager
  1043. */
  1044. static int __devinit pcxhr_probe(struct pci_dev *pci, const struct pci_device_id *pci_id)
  1045. {
  1046. static int dev;
  1047. struct pcxhr_mgr *mgr;
  1048. unsigned int i;
  1049. int err;
  1050. size_t size;
  1051. char *card_name;
  1052. if (dev >= SNDRV_CARDS)
  1053. return -ENODEV;
  1054. if (! enable[dev]) {
  1055. dev++;
  1056. return -ENOENT;
  1057. }
  1058. /* enable PCI device */
  1059. if ((err = pci_enable_device(pci)) < 0)
  1060. return err;
  1061. pci_set_master(pci);
  1062. /* check if we can restrict PCI DMA transfers to 32 bits */
  1063. if (pci_set_dma_mask(pci, DMA_32BIT_MASK) < 0) {
  1064. snd_printk(KERN_ERR "architecture does not support 32bit PCI busmaster DMA\n");
  1065. pci_disable_device(pci);
  1066. return -ENXIO;
  1067. }
  1068. /* alloc card manager */
  1069. mgr = kzalloc(sizeof(*mgr), GFP_KERNEL);
  1070. if (! mgr) {
  1071. pci_disable_device(pci);
  1072. return -ENOMEM;
  1073. }
  1074. snd_assert(pci_id->driver_data < PCI_ID_LAST, return -ENODEV);
  1075. card_name = pcxhr_board_params[pci_id->driver_data].board_name;
  1076. mgr->playback_chips = pcxhr_board_params[pci_id->driver_data].playback_chips;
  1077. mgr->capture_chips = pcxhr_board_params[pci_id->driver_data].capture_chips;
  1078. mgr->firmware_num = pcxhr_board_params[pci_id->driver_data].firmware_num;
  1079. mgr->mono_capture = mono[dev];
  1080. /* resource assignment */
  1081. if ((err = pci_request_regions(pci, card_name)) < 0) {
  1082. kfree(mgr);
  1083. pci_disable_device(pci);
  1084. return err;
  1085. }
  1086. for (i = 0; i < 3; i++)
  1087. mgr->port[i] = pci_resource_start(pci, i);
  1088. mgr->pci = pci;
  1089. mgr->irq = -1;
  1090. if (request_irq(pci->irq, pcxhr_interrupt, IRQF_SHARED,
  1091. card_name, mgr)) {
  1092. snd_printk(KERN_ERR "unable to grab IRQ %d\n", pci->irq);
  1093. pcxhr_free(mgr);
  1094. return -EBUSY;
  1095. }
  1096. mgr->irq = pci->irq;
  1097. sprintf(mgr->shortname, "Digigram %s", card_name);
  1098. sprintf(mgr->longname, "%s at 0x%lx & 0x%lx, 0x%lx irq %i", mgr->shortname,
  1099. mgr->port[0], mgr->port[1], mgr->port[2], mgr->irq);
  1100. /* ISR spinlock */
  1101. spin_lock_init(&mgr->lock);
  1102. spin_lock_init(&mgr->msg_lock);
  1103. /* init setup mutex*/
  1104. mutex_init(&mgr->setup_mutex);
  1105. /* init taslket */
  1106. tasklet_init(&mgr->msg_taskq, pcxhr_msg_tasklet, (unsigned long) mgr);
  1107. tasklet_init(&mgr->trigger_taskq, pcxhr_trigger_tasklet, (unsigned long) mgr);
  1108. mgr->prmh = kmalloc(sizeof(*mgr->prmh) +
  1109. sizeof(u32) * (PCXHR_SIZE_MAX_LONG_STATUS - PCXHR_SIZE_MAX_STATUS),
  1110. GFP_KERNEL);
  1111. if (! mgr->prmh) {
  1112. pcxhr_free(mgr);
  1113. return -ENOMEM;
  1114. }
  1115. for (i=0; i < PCXHR_MAX_CARDS; i++) {
  1116. struct snd_card *card;
  1117. char tmpid[16];
  1118. int idx;
  1119. if (i >= max(mgr->playback_chips, mgr->capture_chips))
  1120. break;
  1121. mgr->num_cards++;
  1122. if (index[dev] < 0)
  1123. idx = index[dev];
  1124. else
  1125. idx = index[dev] + i;
  1126. snprintf(tmpid, sizeof(tmpid), "%s-%d", id[dev] ? id[dev] : card_name, i);
  1127. card = snd_card_new(idx, tmpid, THIS_MODULE, 0);
  1128. if (! card) {
  1129. snd_printk(KERN_ERR "cannot allocate the card %d\n", i);
  1130. pcxhr_free(mgr);
  1131. return -ENOMEM;
  1132. }
  1133. strcpy(card->driver, DRIVER_NAME);
  1134. sprintf(card->shortname, "%s [PCM #%d]", mgr->shortname, i);
  1135. sprintf(card->longname, "%s [PCM #%d]", mgr->longname, i);
  1136. if ((err = pcxhr_create(mgr, card, i)) < 0) {
  1137. pcxhr_free(mgr);
  1138. return err;
  1139. }
  1140. if (i == 0)
  1141. /* init proc interface only for chip0 */
  1142. pcxhr_proc_init(mgr->chip[i]);
  1143. if ((err = snd_card_register(card)) < 0) {
  1144. pcxhr_free(mgr);
  1145. return err;
  1146. }
  1147. }
  1148. /* create hostport purgebuffer */
  1149. size = PAGE_ALIGN(sizeof(struct pcxhr_hostport));
  1150. if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(pci),
  1151. size, &mgr->hostport) < 0) {
  1152. pcxhr_free(mgr);
  1153. return -ENOMEM;
  1154. }
  1155. /* init purgebuffer */
  1156. memset(mgr->hostport.area, 0, size);
  1157. /* create a DSP loader */
  1158. err = pcxhr_setup_firmware(mgr);
  1159. if (err < 0) {
  1160. pcxhr_free(mgr);
  1161. return err;
  1162. }
  1163. pci_set_drvdata(pci, mgr);
  1164. dev++;
  1165. return 0;
  1166. }
  1167. static void __devexit pcxhr_remove(struct pci_dev *pci)
  1168. {
  1169. pcxhr_free(pci_get_drvdata(pci));
  1170. pci_set_drvdata(pci, NULL);
  1171. }
  1172. static struct pci_driver driver = {
  1173. .name = "Digigram pcxhr",
  1174. .id_table = pcxhr_ids,
  1175. .probe = pcxhr_probe,
  1176. .remove = __devexit_p(pcxhr_remove),
  1177. };
  1178. static int __init pcxhr_module_init(void)
  1179. {
  1180. return pci_register_driver(&driver);
  1181. }
  1182. static void __exit pcxhr_module_exit(void)
  1183. {
  1184. pci_unregister_driver(&driver);
  1185. }
  1186. module_init(pcxhr_module_init)
  1187. module_exit(pcxhr_module_exit)