Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 49c13b51a1
Branches Tags
linux-vybrid_pu...
/
arch
/
powerpc
/
boot
/
ps3-head.S

ps3-head.S 2.0 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980 
  1. /*
    2. 

  2.  *  PS3 bootwrapper entry.
    3. 

  3.  *
    4. 

  4.  *  Copyright (C) 2007 Sony Computer Entertainment Inc.
    5. 

  5.  *  Copyright 2007 Sony Corp.
    6. 

  6.  *
    7. 

  7.  *  This program is free software; you can redistribute it and/or modify
    8. 

  8.  *  it under the terms of the GNU General Public License as published by
    9. 

  9.  *  the Free Software Foundation; version 2 of the License.
    10. 

  10.  *
    11. 

  11.  *  This program is distributed in the hope that it will be useful,
    12. 

  12.  *  but WITHOUT ANY WARRANTY; without even the implied warranty of
    13. 

  13.  *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    14. 

  14.  *  GNU General Public License for more details.
    15. 

  15.  *
    16. 

  16.  *  You should have received a copy of the GNU General Public License
    17. 

  17.  *  along with this program; if not, write to the Free Software
    18. 

  18.  *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
    19. 

  19.  */
    20. 

  20. 

  21. #include "ppc_asm.h"
    22. 

  22. 

  23. 	.text
    24. 

  24. 

  25. /*
    26. 

  26.  * __system_reset_overlay - The PS3 first stage entry.
    27. 

  27.  *
    28. 

  28.  * The bootwraper build script copies the 0x100 bytes at symbol
    29. 

  29.  * __system_reset_overlay to offset 0x100 of the rom image.
    30. 

  30.  *
    31. 

  31.  * The PS3 has a single processor with two threads.
    32. 

  32.  */
    33. 

  33. 

  34. 	.globl __system_reset_overlay
    35. 

  35. __system_reset_overlay:
    36. 

  36. 

  37. 	/* Switch to 32-bit mode. */
    38. 

  38. 

  39. 	mfmsr	r9
    40. 

  40. 	clrldi	r9,r9,1
    41. 

  41. 	mtmsrd	r9
    42. 

  42. 	nop
    43. 

  43. 

  44. 	/* Get thread number in r3 and branch. */
    45. 

  45. 

  46. 	mfspr	r3, 0x88
    47. 

  47. 	cntlzw.	r3, r3
    48. 

  48. 	li	r4, 0
    49. 

  49. 	li	r5, 0
    50. 

  50. 	beq	1f
    51. 

  51. 

  52. 	/* Secondary goes to __secondary_hold in kernel. */
    53. 

  53. 

  54. 	li	r4, 0x60
    55. 

  55. 	mtctr	r4
    56. 

  56. 	bctr
    57. 

  57. 

  58. 	/* Primary delays then goes to _zimage_start in wrapper. */
    59. 

  59. 1:
    60. 

  60. 	or	31, 31, 31 /* db16cyc */
    61. 

  61. 	or	31, 31, 31 /* db16cyc */
    62. 

  62. 

  63. 	lis	r4, _zimage_start@ha
    64. 

  64. 	addi	r4, r4, _zimage_start@l
    65. 

  65. 	mtctr	r4
    66. 

  66. 	bctr
    67. 

  67. 

  68. /*
    69. 

  69.  * __system_reset_kernel - Place holder for the kernel reset vector.
    70. 

  70.  *
    71. 

  71.  * The bootwrapper build script copies 0x100 bytes from offset 0x100
    72. 

  72.  * of the rom image to the symbol __system_reset_kernel.  At runtime
    73. 

  73.  * the bootwrapper program copies the 0x100 bytes at __system_reset_kernel
    74. 

  74.  * to ram address 0x100.  This symbol must occupy 0x100 bytes.
    75. 

  75.  */
    76. 

  76. 

  77. 	.globl __system_reset_kernel
    78. 

  78. __system_reset_kernel:
    79. 

  79. 

  80. 	. = __system_reset_kernel + 0x100
    81.