kuroboxHD.dts 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. /*
  2. * Device Tree Souce for Buffalo KuroboxHD
  3. *
  4. * Choose CONFIG_LINKSTATION to build a kernel for KuroboxHD, or use
  5. * the default configuration linkstation_defconfig.
  6. *
  7. * Based on sandpoint.dts
  8. *
  9. * 2006 (c) G. Liakhovetski <g.liakhovetski@gmx.de>
  10. *
  11. * This file is licensed under
  12. * the terms of the GNU General Public License version 2. This program
  13. * is licensed "as is" without any warranty of any kind, whether express
  14. * or implied.
  15. XXXX add flash parts, rtc, ??
  16. build with: "dtc -f -I dts -O dtb -o kuroboxHD.dtb -V 16 kuroboxHD.dts"
  17. */
  18. / {
  19. model = "KuroboxHD";
  20. compatible = "linkstation";
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. cpus {
  24. #address-cells = <1>;
  25. #size-cells = <0>;
  26. PowerPC,603e { /* Really 8241 */
  27. device_type = "cpu";
  28. reg = <0>;
  29. clock-frequency = <bebc200>; /* Fixed by bootwrapper */
  30. timebase-frequency = <1743000>; /* Fixed by bootwrapper */
  31. bus-frequency = <0>; /* From bootloader */
  32. /* Following required by dtc but not used */
  33. i-cache-line-size = <0>;
  34. d-cache-line-size = <0>;
  35. i-cache-size = <4000>;
  36. d-cache-size = <4000>;
  37. };
  38. };
  39. memory {
  40. device_type = "memory";
  41. reg = <00000000 04000000>;
  42. };
  43. soc10x { /* AFAICT need to make soc for 8245's uarts to be defined */
  44. #address-cells = <1>;
  45. #size-cells = <1>;
  46. #interrupt-cells = <2>;
  47. device_type = "soc";
  48. compatible = "mpc10x";
  49. store-gathering = <0>; /* 0 == off, !0 == on */
  50. reg = <80000000 00100000>;
  51. ranges = <80000000 80000000 70000000 /* pci mem space */
  52. fc000000 fc000000 00100000 /* EUMB */
  53. fe000000 fe000000 00c00000 /* pci i/o space */
  54. fec00000 fec00000 00300000 /* pci cfg regs */
  55. fef00000 fef00000 00100000>; /* pci iack */
  56. i2c@80003000 {
  57. device_type = "i2c";
  58. compatible = "fsl-i2c";
  59. reg = <80003000 1000>;
  60. interrupts = <5 2>;
  61. interrupt-parent = <&mpic>;
  62. };
  63. serial@80004500 {
  64. device_type = "serial";
  65. compatible = "ns16550";
  66. reg = <80004500 8>;
  67. clock-frequency = <5d08d88>;
  68. current-speed = <2580>;
  69. interrupts = <9 2>;
  70. interrupt-parent = <&mpic>;
  71. };
  72. serial@80004600 {
  73. device_type = "serial";
  74. compatible = "ns16550";
  75. reg = <80004600 8>;
  76. clock-frequency = <5d08d88>;
  77. current-speed = <e100>;
  78. interrupts = <a 0>;
  79. interrupt-parent = <&mpic>;
  80. };
  81. mpic: pic@80040000 {
  82. #interrupt-cells = <2>;
  83. #address-cells = <0>;
  84. device_type = "open-pic";
  85. compatible = "chrp,open-pic";
  86. interrupt-controller;
  87. reg = <80040000 40000>;
  88. built-in;
  89. };
  90. pci@fec00000 {
  91. #address-cells = <3>;
  92. #size-cells = <2>;
  93. #interrupt-cells = <1>;
  94. device_type = "pci";
  95. compatible = "mpc10x-pci";
  96. reg = <fec00000 400000>;
  97. ranges = <01000000 0 0 fe000000 0 00c00000
  98. 02000000 0 80000000 80000000 0 70000000>;
  99. bus-range = <0 ff>;
  100. clock-frequency = <7f28155>;
  101. interrupt-parent = <&mpic>;
  102. interrupt-map-mask = <f800 0 0 7>;
  103. interrupt-map = <
  104. /* IDSEL 11 - IRQ0 ETH */
  105. 5800 0 0 1 &mpic 0 1
  106. 5800 0 0 2 &mpic 1 1
  107. 5800 0 0 3 &mpic 2 1
  108. 5800 0 0 4 &mpic 3 1
  109. /* IDSEL 12 - IRQ1 IDE0 */
  110. 6000 0 0 1 &mpic 1 1
  111. 6000 0 0 2 &mpic 2 1
  112. 6000 0 0 3 &mpic 3 1
  113. 6000 0 0 4 &mpic 0 1
  114. /* IDSEL 14 - IRQ3 USB2.0 */
  115. 7000 0 0 1 &mpic 3 1
  116. 7000 0 0 2 &mpic 3 1
  117. 7000 0 0 3 &mpic 3 1
  118. 7000 0 0 4 &mpic 3 1
  119. >;
  120. };
  121. };
  122. };