smp.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439
  1. /*
  2. * This program is free software; you can redistribute it and/or
  3. * modify it under the terms of the GNU General Public License
  4. * as published by the Free Software Foundation; either version 2
  5. * of the License, or (at your option) any later version.
  6. *
  7. * This program is distributed in the hope that it will be useful,
  8. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  9. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  10. * GNU General Public License for more details.
  11. *
  12. * You should have received a copy of the GNU General Public License
  13. * along with this program; if not, write to the Free Software
  14. * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  15. *
  16. * Copyright (C) 2000, 2001 Kanoj Sarcar
  17. * Copyright (C) 2000, 2001 Ralf Baechle
  18. * Copyright (C) 2000, 2001 Silicon Graphics, Inc.
  19. * Copyright (C) 2000, 2001, 2003 Broadcom Corporation
  20. */
  21. #include <linux/cache.h>
  22. #include <linux/delay.h>
  23. #include <linux/init.h>
  24. #include <linux/interrupt.h>
  25. #include <linux/spinlock.h>
  26. #include <linux/threads.h>
  27. #include <linux/module.h>
  28. #include <linux/time.h>
  29. #include <linux/timex.h>
  30. #include <linux/sched.h>
  31. #include <linux/cpumask.h>
  32. #include <linux/cpu.h>
  33. #include <asm/atomic.h>
  34. #include <asm/cpu.h>
  35. #include <asm/processor.h>
  36. #include <asm/system.h>
  37. #include <asm/mmu_context.h>
  38. #include <asm/smp.h>
  39. #ifdef CONFIG_MIPS_MT_SMTC
  40. #include <asm/mipsmtregs.h>
  41. #endif /* CONFIG_MIPS_MT_SMTC */
  42. cpumask_t phys_cpu_present_map; /* Bitmask of available CPUs */
  43. volatile cpumask_t cpu_callin_map; /* Bitmask of started secondaries */
  44. cpumask_t cpu_online_map; /* Bitmask of currently online CPUs */
  45. int __cpu_number_map[NR_CPUS]; /* Map physical to logical */
  46. int __cpu_logical_map[NR_CPUS]; /* Map logical to physical */
  47. EXPORT_SYMBOL(phys_cpu_present_map);
  48. EXPORT_SYMBOL(cpu_online_map);
  49. extern void __init calibrate_delay(void);
  50. extern void cpu_idle(void);
  51. /*
  52. * First C code run on the secondary CPUs after being started up by
  53. * the master.
  54. */
  55. asmlinkage __cpuinit void start_secondary(void)
  56. {
  57. unsigned int cpu;
  58. #ifdef CONFIG_MIPS_MT_SMTC
  59. /* Only do cpu_probe for first TC of CPU */
  60. if ((read_c0_tcbind() & TCBIND_CURTC) == 0)
  61. #endif /* CONFIG_MIPS_MT_SMTC */
  62. cpu_probe();
  63. cpu_report();
  64. per_cpu_trap_init();
  65. prom_init_secondary();
  66. /*
  67. * XXX parity protection should be folded in here when it's converted
  68. * to an option instead of something based on .cputype
  69. */
  70. calibrate_delay();
  71. preempt_disable();
  72. cpu = smp_processor_id();
  73. cpu_data[cpu].udelay_val = loops_per_jiffy;
  74. prom_smp_finish();
  75. cpu_set(cpu, cpu_callin_map);
  76. cpu_idle();
  77. }
  78. DEFINE_SPINLOCK(smp_call_lock);
  79. struct call_data_struct *call_data;
  80. /*
  81. * Run a function on all other CPUs.
  82. * <func> The function to run. This must be fast and non-blocking.
  83. * <info> An arbitrary pointer to pass to the function.
  84. * <retry> If true, keep retrying until ready.
  85. * <wait> If true, wait until function has completed on other CPUs.
  86. * [RETURNS] 0 on success, else a negative status code.
  87. *
  88. * Does not return until remote CPUs are nearly ready to execute <func>
  89. * or are or have executed.
  90. *
  91. * You must not call this function with disabled interrupts or from a
  92. * hardware interrupt handler or from a bottom half handler:
  93. *
  94. * CPU A CPU B
  95. * Disable interrupts
  96. * smp_call_function()
  97. * Take call_lock
  98. * Send IPIs
  99. * Wait for all cpus to acknowledge IPI
  100. * CPU A has not responded, spin waiting
  101. * for cpu A to respond, holding call_lock
  102. * smp_call_function()
  103. * Spin waiting for call_lock
  104. * Deadlock Deadlock
  105. */
  106. int smp_call_function (void (*func) (void *info), void *info, int retry,
  107. int wait)
  108. {
  109. struct call_data_struct data;
  110. int i, cpus = num_online_cpus() - 1;
  111. int cpu = smp_processor_id();
  112. /*
  113. * Can die spectacularly if this CPU isn't yet marked online
  114. */
  115. BUG_ON(!cpu_online(cpu));
  116. if (!cpus)
  117. return 0;
  118. /* Can deadlock when called with interrupts disabled */
  119. WARN_ON(irqs_disabled());
  120. data.func = func;
  121. data.info = info;
  122. atomic_set(&data.started, 0);
  123. data.wait = wait;
  124. if (wait)
  125. atomic_set(&data.finished, 0);
  126. spin_lock(&smp_call_lock);
  127. call_data = &data;
  128. smp_mb();
  129. /* Send a message to all other CPUs and wait for them to respond */
  130. for_each_online_cpu(i)
  131. if (i != cpu)
  132. core_send_ipi(i, SMP_CALL_FUNCTION);
  133. /* Wait for response */
  134. /* FIXME: lock-up detection, backtrace on lock-up */
  135. while (atomic_read(&data.started) != cpus)
  136. barrier();
  137. if (wait)
  138. while (atomic_read(&data.finished) != cpus)
  139. barrier();
  140. call_data = NULL;
  141. spin_unlock(&smp_call_lock);
  142. return 0;
  143. }
  144. void smp_call_function_interrupt(void)
  145. {
  146. void (*func) (void *info) = call_data->func;
  147. void *info = call_data->info;
  148. int wait = call_data->wait;
  149. /*
  150. * Notify initiating CPU that I've grabbed the data and am
  151. * about to execute the function.
  152. */
  153. smp_mb();
  154. atomic_inc(&call_data->started);
  155. /*
  156. * At this point the info structure may be out of scope unless wait==1.
  157. */
  158. irq_enter();
  159. (*func)(info);
  160. irq_exit();
  161. if (wait) {
  162. smp_mb();
  163. atomic_inc(&call_data->finished);
  164. }
  165. }
  166. static void stop_this_cpu(void *dummy)
  167. {
  168. /*
  169. * Remove this CPU:
  170. */
  171. cpu_clear(smp_processor_id(), cpu_online_map);
  172. local_irq_enable(); /* May need to service _machine_restart IPI */
  173. for (;;); /* Wait if available. */
  174. }
  175. void smp_send_stop(void)
  176. {
  177. smp_call_function(stop_this_cpu, NULL, 1, 0);
  178. }
  179. void __init smp_cpus_done(unsigned int max_cpus)
  180. {
  181. prom_cpus_done();
  182. }
  183. /* called from main before smp_init() */
  184. void __init smp_prepare_cpus(unsigned int max_cpus)
  185. {
  186. init_new_context(current, &init_mm);
  187. current_thread_info()->cpu = 0;
  188. plat_prepare_cpus(max_cpus);
  189. #ifndef CONFIG_HOTPLUG_CPU
  190. cpu_present_map = cpu_possible_map;
  191. #endif
  192. }
  193. /* preload SMP state for boot cpu */
  194. void __devinit smp_prepare_boot_cpu(void)
  195. {
  196. /*
  197. * This assumes that bootup is always handled by the processor
  198. * with the logic and physical number 0.
  199. */
  200. __cpu_number_map[0] = 0;
  201. __cpu_logical_map[0] = 0;
  202. cpu_set(0, phys_cpu_present_map);
  203. cpu_set(0, cpu_online_map);
  204. cpu_set(0, cpu_callin_map);
  205. }
  206. /*
  207. * Called once for each "cpu_possible(cpu)". Needs to spin up the cpu
  208. * and keep control until "cpu_online(cpu)" is set. Note: cpu is
  209. * physical, not logical.
  210. */
  211. int __cpuinit __cpu_up(unsigned int cpu)
  212. {
  213. struct task_struct *idle;
  214. /*
  215. * Processor goes to start_secondary(), sets online flag
  216. * The following code is purely to make sure
  217. * Linux can schedule processes on this slave.
  218. */
  219. idle = fork_idle(cpu);
  220. if (IS_ERR(idle))
  221. panic(KERN_ERR "Fork failed for CPU %d", cpu);
  222. prom_boot_secondary(cpu, idle);
  223. /*
  224. * Trust is futile. We should really have timeouts ...
  225. */
  226. while (!cpu_isset(cpu, cpu_callin_map))
  227. udelay(100);
  228. cpu_set(cpu, cpu_online_map);
  229. return 0;
  230. }
  231. /* Not really SMP stuff ... */
  232. int setup_profiling_timer(unsigned int multiplier)
  233. {
  234. return 0;
  235. }
  236. static void flush_tlb_all_ipi(void *info)
  237. {
  238. local_flush_tlb_all();
  239. }
  240. void flush_tlb_all(void)
  241. {
  242. on_each_cpu(flush_tlb_all_ipi, NULL, 1, 1);
  243. }
  244. static void flush_tlb_mm_ipi(void *mm)
  245. {
  246. local_flush_tlb_mm((struct mm_struct *)mm);
  247. }
  248. /*
  249. * Special Variant of smp_call_function for use by TLB functions:
  250. *
  251. * o No return value
  252. * o collapses to normal function call on UP kernels
  253. * o collapses to normal function call on systems with a single shared
  254. * primary cache.
  255. * o CONFIG_MIPS_MT_SMTC currently implies there is only one physical core.
  256. */
  257. static inline void smp_on_other_tlbs(void (*func) (void *info), void *info)
  258. {
  259. #ifndef CONFIG_MIPS_MT_SMTC
  260. smp_call_function(func, info, 1, 1);
  261. #endif
  262. }
  263. static inline void smp_on_each_tlb(void (*func) (void *info), void *info)
  264. {
  265. preempt_disable();
  266. smp_on_other_tlbs(func, info);
  267. func(info);
  268. preempt_enable();
  269. }
  270. /*
  271. * The following tlb flush calls are invoked when old translations are
  272. * being torn down, or pte attributes are changing. For single threaded
  273. * address spaces, a new context is obtained on the current cpu, and tlb
  274. * context on other cpus are invalidated to force a new context allocation
  275. * at switch_mm time, should the mm ever be used on other cpus. For
  276. * multithreaded address spaces, intercpu interrupts have to be sent.
  277. * Another case where intercpu interrupts are required is when the target
  278. * mm might be active on another cpu (eg debuggers doing the flushes on
  279. * behalf of debugees, kswapd stealing pages from another process etc).
  280. * Kanoj 07/00.
  281. */
  282. void flush_tlb_mm(struct mm_struct *mm)
  283. {
  284. preempt_disable();
  285. if ((atomic_read(&mm->mm_users) != 1) || (current->mm != mm)) {
  286. smp_on_other_tlbs(flush_tlb_mm_ipi, (void *)mm);
  287. } else {
  288. int i;
  289. for (i = 0; i < num_online_cpus(); i++)
  290. if (smp_processor_id() != i)
  291. cpu_context(i, mm) = 0;
  292. }
  293. local_flush_tlb_mm(mm);
  294. preempt_enable();
  295. }
  296. struct flush_tlb_data {
  297. struct vm_area_struct *vma;
  298. unsigned long addr1;
  299. unsigned long addr2;
  300. };
  301. static void flush_tlb_range_ipi(void *info)
  302. {
  303. struct flush_tlb_data *fd = (struct flush_tlb_data *)info;
  304. local_flush_tlb_range(fd->vma, fd->addr1, fd->addr2);
  305. }
  306. void flush_tlb_range(struct vm_area_struct *vma, unsigned long start, unsigned long end)
  307. {
  308. struct mm_struct *mm = vma->vm_mm;
  309. preempt_disable();
  310. if ((atomic_read(&mm->mm_users) != 1) || (current->mm != mm)) {
  311. struct flush_tlb_data fd;
  312. fd.vma = vma;
  313. fd.addr1 = start;
  314. fd.addr2 = end;
  315. smp_on_other_tlbs(flush_tlb_range_ipi, (void *)&fd);
  316. } else {
  317. int i;
  318. for (i = 0; i < num_online_cpus(); i++)
  319. if (smp_processor_id() != i)
  320. cpu_context(i, mm) = 0;
  321. }
  322. local_flush_tlb_range(vma, start, end);
  323. preempt_enable();
  324. }
  325. static void flush_tlb_kernel_range_ipi(void *info)
  326. {
  327. struct flush_tlb_data *fd = (struct flush_tlb_data *)info;
  328. local_flush_tlb_kernel_range(fd->addr1, fd->addr2);
  329. }
  330. void flush_tlb_kernel_range(unsigned long start, unsigned long end)
  331. {
  332. struct flush_tlb_data fd;
  333. fd.addr1 = start;
  334. fd.addr2 = end;
  335. on_each_cpu(flush_tlb_kernel_range_ipi, (void *)&fd, 1, 1);
  336. }
  337. static void flush_tlb_page_ipi(void *info)
  338. {
  339. struct flush_tlb_data *fd = (struct flush_tlb_data *)info;
  340. local_flush_tlb_page(fd->vma, fd->addr1);
  341. }
  342. void flush_tlb_page(struct vm_area_struct *vma, unsigned long page)
  343. {
  344. preempt_disable();
  345. if ((atomic_read(&vma->vm_mm->mm_users) != 1) || (current->mm != vma->vm_mm)) {
  346. struct flush_tlb_data fd;
  347. fd.vma = vma;
  348. fd.addr1 = page;
  349. smp_on_other_tlbs(flush_tlb_page_ipi, (void *)&fd);
  350. } else {
  351. int i;
  352. for (i = 0; i < num_online_cpus(); i++)
  353. if (smp_processor_id() != i)
  354. cpu_context(i, vma->vm_mm) = 0;
  355. }
  356. local_flush_tlb_page(vma, page);
  357. preempt_enable();
  358. }
  359. static void flush_tlb_one_ipi(void *info)
  360. {
  361. unsigned long vaddr = (unsigned long) info;
  362. local_flush_tlb_one(vaddr);
  363. }
  364. void flush_tlb_one(unsigned long vaddr)
  365. {
  366. smp_on_each_tlb(flush_tlb_one_ipi, (void *) vaddr);
  367. }
  368. EXPORT_SYMBOL(flush_tlb_page);
  369. EXPORT_SYMBOL(flush_tlb_one);