en_netdev.c 47 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770
  1. /*
  2. * Copyright (c) 2007 Mellanox Technologies. All rights reserved.
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and/or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. *
  32. */
  33. #include <linux/etherdevice.h>
  34. #include <linux/tcp.h>
  35. #include <linux/if_vlan.h>
  36. #include <linux/delay.h>
  37. #include <linux/slab.h>
  38. #include <linux/hash.h>
  39. #include <net/ip.h>
  40. #include <linux/mlx4/driver.h>
  41. #include <linux/mlx4/device.h>
  42. #include <linux/mlx4/cmd.h>
  43. #include <linux/mlx4/cq.h>
  44. #include "mlx4_en.h"
  45. #include "en_port.h"
  46. int mlx4_en_setup_tc(struct net_device *dev, u8 up)
  47. {
  48. struct mlx4_en_priv *priv = netdev_priv(dev);
  49. int i;
  50. unsigned int offset = 0;
  51. if (up && up != MLX4_EN_NUM_UP)
  52. return -EINVAL;
  53. netdev_set_num_tc(dev, up);
  54. /* Partition Tx queues evenly amongst UP's */
  55. for (i = 0; i < up; i++) {
  56. netdev_set_tc_queue(dev, i, priv->num_tx_rings_p_up, offset);
  57. offset += priv->num_tx_rings_p_up;
  58. }
  59. return 0;
  60. }
  61. #ifdef CONFIG_RFS_ACCEL
  62. struct mlx4_en_filter {
  63. struct list_head next;
  64. struct work_struct work;
  65. __be32 src_ip;
  66. __be32 dst_ip;
  67. __be16 src_port;
  68. __be16 dst_port;
  69. int rxq_index;
  70. struct mlx4_en_priv *priv;
  71. u32 flow_id; /* RFS infrastructure id */
  72. int id; /* mlx4_en driver id */
  73. u64 reg_id; /* Flow steering API id */
  74. u8 activated; /* Used to prevent expiry before filter
  75. * is attached
  76. */
  77. struct hlist_node filter_chain;
  78. };
  79. static void mlx4_en_filter_rfs_expire(struct mlx4_en_priv *priv);
  80. static void mlx4_en_filter_work(struct work_struct *work)
  81. {
  82. struct mlx4_en_filter *filter = container_of(work,
  83. struct mlx4_en_filter,
  84. work);
  85. struct mlx4_en_priv *priv = filter->priv;
  86. struct mlx4_spec_list spec_tcp = {
  87. .id = MLX4_NET_TRANS_RULE_ID_TCP,
  88. {
  89. .tcp_udp = {
  90. .dst_port = filter->dst_port,
  91. .dst_port_msk = (__force __be16)-1,
  92. .src_port = filter->src_port,
  93. .src_port_msk = (__force __be16)-1,
  94. },
  95. },
  96. };
  97. struct mlx4_spec_list spec_ip = {
  98. .id = MLX4_NET_TRANS_RULE_ID_IPV4,
  99. {
  100. .ipv4 = {
  101. .dst_ip = filter->dst_ip,
  102. .dst_ip_msk = (__force __be32)-1,
  103. .src_ip = filter->src_ip,
  104. .src_ip_msk = (__force __be32)-1,
  105. },
  106. },
  107. };
  108. struct mlx4_spec_list spec_eth = {
  109. .id = MLX4_NET_TRANS_RULE_ID_ETH,
  110. };
  111. struct mlx4_net_trans_rule rule = {
  112. .list = LIST_HEAD_INIT(rule.list),
  113. .queue_mode = MLX4_NET_TRANS_Q_LIFO,
  114. .exclusive = 1,
  115. .allow_loopback = 1,
  116. .promisc_mode = MLX4_FS_PROMISC_NONE,
  117. .port = priv->port,
  118. .priority = MLX4_DOMAIN_RFS,
  119. };
  120. int rc;
  121. __be64 mac_mask = cpu_to_be64(MLX4_MAC_MASK << 16);
  122. list_add_tail(&spec_eth.list, &rule.list);
  123. list_add_tail(&spec_ip.list, &rule.list);
  124. list_add_tail(&spec_tcp.list, &rule.list);
  125. rule.qpn = priv->rss_map.qps[filter->rxq_index].qpn;
  126. memcpy(spec_eth.eth.dst_mac, priv->dev->dev_addr, ETH_ALEN);
  127. memcpy(spec_eth.eth.dst_mac_msk, &mac_mask, ETH_ALEN);
  128. filter->activated = 0;
  129. if (filter->reg_id) {
  130. rc = mlx4_flow_detach(priv->mdev->dev, filter->reg_id);
  131. if (rc && rc != -ENOENT)
  132. en_err(priv, "Error detaching flow. rc = %d\n", rc);
  133. }
  134. rc = mlx4_flow_attach(priv->mdev->dev, &rule, &filter->reg_id);
  135. if (rc)
  136. en_err(priv, "Error attaching flow. err = %d\n", rc);
  137. mlx4_en_filter_rfs_expire(priv);
  138. filter->activated = 1;
  139. }
  140. static inline struct hlist_head *
  141. filter_hash_bucket(struct mlx4_en_priv *priv, __be32 src_ip, __be32 dst_ip,
  142. __be16 src_port, __be16 dst_port)
  143. {
  144. unsigned long l;
  145. int bucket_idx;
  146. l = (__force unsigned long)src_port |
  147. ((__force unsigned long)dst_port << 2);
  148. l ^= (__force unsigned long)(src_ip ^ dst_ip);
  149. bucket_idx = hash_long(l, MLX4_EN_FILTER_HASH_SHIFT);
  150. return &priv->filter_hash[bucket_idx];
  151. }
  152. static struct mlx4_en_filter *
  153. mlx4_en_filter_alloc(struct mlx4_en_priv *priv, int rxq_index, __be32 src_ip,
  154. __be32 dst_ip, __be16 src_port, __be16 dst_port,
  155. u32 flow_id)
  156. {
  157. struct mlx4_en_filter *filter = NULL;
  158. filter = kzalloc(sizeof(struct mlx4_en_filter), GFP_ATOMIC);
  159. if (!filter)
  160. return NULL;
  161. filter->priv = priv;
  162. filter->rxq_index = rxq_index;
  163. INIT_WORK(&filter->work, mlx4_en_filter_work);
  164. filter->src_ip = src_ip;
  165. filter->dst_ip = dst_ip;
  166. filter->src_port = src_port;
  167. filter->dst_port = dst_port;
  168. filter->flow_id = flow_id;
  169. filter->id = priv->last_filter_id++ % RPS_NO_FILTER;
  170. list_add_tail(&filter->next, &priv->filters);
  171. hlist_add_head(&filter->filter_chain,
  172. filter_hash_bucket(priv, src_ip, dst_ip, src_port,
  173. dst_port));
  174. return filter;
  175. }
  176. static void mlx4_en_filter_free(struct mlx4_en_filter *filter)
  177. {
  178. struct mlx4_en_priv *priv = filter->priv;
  179. int rc;
  180. list_del(&filter->next);
  181. rc = mlx4_flow_detach(priv->mdev->dev, filter->reg_id);
  182. if (rc && rc != -ENOENT)
  183. en_err(priv, "Error detaching flow. rc = %d\n", rc);
  184. kfree(filter);
  185. }
  186. static inline struct mlx4_en_filter *
  187. mlx4_en_filter_find(struct mlx4_en_priv *priv, __be32 src_ip, __be32 dst_ip,
  188. __be16 src_port, __be16 dst_port)
  189. {
  190. struct hlist_node *elem;
  191. struct mlx4_en_filter *filter;
  192. struct mlx4_en_filter *ret = NULL;
  193. hlist_for_each_entry(filter, elem,
  194. filter_hash_bucket(priv, src_ip, dst_ip,
  195. src_port, dst_port),
  196. filter_chain) {
  197. if (filter->src_ip == src_ip &&
  198. filter->dst_ip == dst_ip &&
  199. filter->src_port == src_port &&
  200. filter->dst_port == dst_port) {
  201. ret = filter;
  202. break;
  203. }
  204. }
  205. return ret;
  206. }
  207. static int
  208. mlx4_en_filter_rfs(struct net_device *net_dev, const struct sk_buff *skb,
  209. u16 rxq_index, u32 flow_id)
  210. {
  211. struct mlx4_en_priv *priv = netdev_priv(net_dev);
  212. struct mlx4_en_filter *filter;
  213. const struct iphdr *ip;
  214. const __be16 *ports;
  215. __be32 src_ip;
  216. __be32 dst_ip;
  217. __be16 src_port;
  218. __be16 dst_port;
  219. int nhoff = skb_network_offset(skb);
  220. int ret = 0;
  221. if (skb->protocol != htons(ETH_P_IP))
  222. return -EPROTONOSUPPORT;
  223. ip = (const struct iphdr *)(skb->data + nhoff);
  224. if (ip_is_fragment(ip))
  225. return -EPROTONOSUPPORT;
  226. ports = (const __be16 *)(skb->data + nhoff + 4 * ip->ihl);
  227. src_ip = ip->saddr;
  228. dst_ip = ip->daddr;
  229. src_port = ports[0];
  230. dst_port = ports[1];
  231. if (ip->protocol != IPPROTO_TCP)
  232. return -EPROTONOSUPPORT;
  233. spin_lock_bh(&priv->filters_lock);
  234. filter = mlx4_en_filter_find(priv, src_ip, dst_ip, src_port, dst_port);
  235. if (filter) {
  236. if (filter->rxq_index == rxq_index)
  237. goto out;
  238. filter->rxq_index = rxq_index;
  239. } else {
  240. filter = mlx4_en_filter_alloc(priv, rxq_index,
  241. src_ip, dst_ip,
  242. src_port, dst_port, flow_id);
  243. if (!filter) {
  244. ret = -ENOMEM;
  245. goto err;
  246. }
  247. }
  248. queue_work(priv->mdev->workqueue, &filter->work);
  249. out:
  250. ret = filter->id;
  251. err:
  252. spin_unlock_bh(&priv->filters_lock);
  253. return ret;
  254. }
  255. void mlx4_en_cleanup_filters(struct mlx4_en_priv *priv,
  256. struct mlx4_en_rx_ring *rx_ring)
  257. {
  258. struct mlx4_en_filter *filter, *tmp;
  259. LIST_HEAD(del_list);
  260. spin_lock_bh(&priv->filters_lock);
  261. list_for_each_entry_safe(filter, tmp, &priv->filters, next) {
  262. list_move(&filter->next, &del_list);
  263. hlist_del(&filter->filter_chain);
  264. }
  265. spin_unlock_bh(&priv->filters_lock);
  266. list_for_each_entry_safe(filter, tmp, &del_list, next) {
  267. cancel_work_sync(&filter->work);
  268. mlx4_en_filter_free(filter);
  269. }
  270. }
  271. static void mlx4_en_filter_rfs_expire(struct mlx4_en_priv *priv)
  272. {
  273. struct mlx4_en_filter *filter = NULL, *tmp, *last_filter = NULL;
  274. LIST_HEAD(del_list);
  275. int i = 0;
  276. spin_lock_bh(&priv->filters_lock);
  277. list_for_each_entry_safe(filter, tmp, &priv->filters, next) {
  278. if (i > MLX4_EN_FILTER_EXPIRY_QUOTA)
  279. break;
  280. if (filter->activated &&
  281. !work_pending(&filter->work) &&
  282. rps_may_expire_flow(priv->dev,
  283. filter->rxq_index, filter->flow_id,
  284. filter->id)) {
  285. list_move(&filter->next, &del_list);
  286. hlist_del(&filter->filter_chain);
  287. } else
  288. last_filter = filter;
  289. i++;
  290. }
  291. if (last_filter && (&last_filter->next != priv->filters.next))
  292. list_move(&priv->filters, &last_filter->next);
  293. spin_unlock_bh(&priv->filters_lock);
  294. list_for_each_entry_safe(filter, tmp, &del_list, next)
  295. mlx4_en_filter_free(filter);
  296. }
  297. #endif
  298. static int mlx4_en_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  299. {
  300. struct mlx4_en_priv *priv = netdev_priv(dev);
  301. struct mlx4_en_dev *mdev = priv->mdev;
  302. int err;
  303. int idx;
  304. en_dbg(HW, priv, "adding VLAN:%d\n", vid);
  305. set_bit(vid, priv->active_vlans);
  306. /* Add VID to port VLAN filter */
  307. mutex_lock(&mdev->state_lock);
  308. if (mdev->device_up && priv->port_up) {
  309. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  310. if (err)
  311. en_err(priv, "Failed configuring VLAN filter\n");
  312. }
  313. if (mlx4_register_vlan(mdev->dev, priv->port, vid, &idx))
  314. en_err(priv, "failed adding vlan %d\n", vid);
  315. mutex_unlock(&mdev->state_lock);
  316. return 0;
  317. }
  318. static int mlx4_en_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  319. {
  320. struct mlx4_en_priv *priv = netdev_priv(dev);
  321. struct mlx4_en_dev *mdev = priv->mdev;
  322. int err;
  323. int idx;
  324. en_dbg(HW, priv, "Killing VID:%d\n", vid);
  325. clear_bit(vid, priv->active_vlans);
  326. /* Remove VID from port VLAN filter */
  327. mutex_lock(&mdev->state_lock);
  328. if (!mlx4_find_cached_vlan(mdev->dev, priv->port, vid, &idx))
  329. mlx4_unregister_vlan(mdev->dev, priv->port, idx);
  330. else
  331. en_err(priv, "could not find vid %d in cache\n", vid);
  332. if (mdev->device_up && priv->port_up) {
  333. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  334. if (err)
  335. en_err(priv, "Failed configuring VLAN filter\n");
  336. }
  337. mutex_unlock(&mdev->state_lock);
  338. return 0;
  339. }
  340. static void mlx4_en_u64_to_mac(unsigned char dst_mac[ETH_ALEN + 2], u64 src_mac)
  341. {
  342. unsigned int i;
  343. for (i = ETH_ALEN - 1; i; --i) {
  344. dst_mac[i] = src_mac & 0xff;
  345. src_mac >>= 8;
  346. }
  347. memset(&dst_mac[ETH_ALEN], 0, 2);
  348. }
  349. u64 mlx4_en_mac_to_u64(u8 *addr)
  350. {
  351. u64 mac = 0;
  352. int i;
  353. for (i = 0; i < ETH_ALEN; i++) {
  354. mac <<= 8;
  355. mac |= addr[i];
  356. }
  357. return mac;
  358. }
  359. static int mlx4_en_set_mac(struct net_device *dev, void *addr)
  360. {
  361. struct mlx4_en_priv *priv = netdev_priv(dev);
  362. struct mlx4_en_dev *mdev = priv->mdev;
  363. struct sockaddr *saddr = addr;
  364. if (!is_valid_ether_addr(saddr->sa_data))
  365. return -EADDRNOTAVAIL;
  366. memcpy(dev->dev_addr, saddr->sa_data, ETH_ALEN);
  367. queue_work(mdev->workqueue, &priv->mac_task);
  368. return 0;
  369. }
  370. static void mlx4_en_do_set_mac(struct work_struct *work)
  371. {
  372. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  373. mac_task);
  374. struct mlx4_en_dev *mdev = priv->mdev;
  375. int err = 0;
  376. mutex_lock(&mdev->state_lock);
  377. if (priv->port_up) {
  378. /* Remove old MAC and insert the new one */
  379. u64 mac = mlx4_en_mac_to_u64(priv->dev->dev_addr);
  380. err = mlx4_replace_mac(mdev->dev, priv->port,
  381. priv->base_qpn, mac);
  382. if (err)
  383. en_err(priv, "Failed changing HW MAC address\n");
  384. memcpy(priv->prev_mac, priv->dev->dev_addr,
  385. sizeof(priv->prev_mac));
  386. } else
  387. en_dbg(HW, priv, "Port is down while registering mac, exiting...\n");
  388. mutex_unlock(&mdev->state_lock);
  389. }
  390. static void mlx4_en_clear_list(struct net_device *dev)
  391. {
  392. struct mlx4_en_priv *priv = netdev_priv(dev);
  393. struct mlx4_en_mc_list *tmp, *mc_to_del;
  394. list_for_each_entry_safe(mc_to_del, tmp, &priv->mc_list, list) {
  395. list_del(&mc_to_del->list);
  396. kfree(mc_to_del);
  397. }
  398. }
  399. static void mlx4_en_cache_mclist(struct net_device *dev)
  400. {
  401. struct mlx4_en_priv *priv = netdev_priv(dev);
  402. struct netdev_hw_addr *ha;
  403. struct mlx4_en_mc_list *tmp;
  404. mlx4_en_clear_list(dev);
  405. netdev_for_each_mc_addr(ha, dev) {
  406. tmp = kzalloc(sizeof(struct mlx4_en_mc_list), GFP_ATOMIC);
  407. if (!tmp) {
  408. en_err(priv, "failed to allocate multicast list\n");
  409. mlx4_en_clear_list(dev);
  410. return;
  411. }
  412. memcpy(tmp->addr, ha->addr, ETH_ALEN);
  413. list_add_tail(&tmp->list, &priv->mc_list);
  414. }
  415. }
  416. static void update_mclist_flags(struct mlx4_en_priv *priv,
  417. struct list_head *dst,
  418. struct list_head *src)
  419. {
  420. struct mlx4_en_mc_list *dst_tmp, *src_tmp, *new_mc;
  421. bool found;
  422. /* Find all the entries that should be removed from dst,
  423. * These are the entries that are not found in src
  424. */
  425. list_for_each_entry(dst_tmp, dst, list) {
  426. found = false;
  427. list_for_each_entry(src_tmp, src, list) {
  428. if (!memcmp(dst_tmp->addr, src_tmp->addr, ETH_ALEN)) {
  429. found = true;
  430. break;
  431. }
  432. }
  433. if (!found)
  434. dst_tmp->action = MCLIST_REM;
  435. }
  436. /* Add entries that exist in src but not in dst
  437. * mark them as need to add
  438. */
  439. list_for_each_entry(src_tmp, src, list) {
  440. found = false;
  441. list_for_each_entry(dst_tmp, dst, list) {
  442. if (!memcmp(dst_tmp->addr, src_tmp->addr, ETH_ALEN)) {
  443. dst_tmp->action = MCLIST_NONE;
  444. found = true;
  445. break;
  446. }
  447. }
  448. if (!found) {
  449. new_mc = kmalloc(sizeof(struct mlx4_en_mc_list),
  450. GFP_KERNEL);
  451. if (!new_mc) {
  452. en_err(priv, "Failed to allocate current multicast list\n");
  453. return;
  454. }
  455. memcpy(new_mc, src_tmp,
  456. sizeof(struct mlx4_en_mc_list));
  457. new_mc->action = MCLIST_ADD;
  458. list_add_tail(&new_mc->list, dst);
  459. }
  460. }
  461. }
  462. static void mlx4_en_set_multicast(struct net_device *dev)
  463. {
  464. struct mlx4_en_priv *priv = netdev_priv(dev);
  465. if (!priv->port_up)
  466. return;
  467. queue_work(priv->mdev->workqueue, &priv->mcast_task);
  468. }
  469. static void mlx4_en_do_set_multicast(struct work_struct *work)
  470. {
  471. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  472. mcast_task);
  473. struct mlx4_en_dev *mdev = priv->mdev;
  474. struct net_device *dev = priv->dev;
  475. struct mlx4_en_mc_list *mclist, *tmp;
  476. u64 mcast_addr = 0;
  477. u8 mc_list[16] = {0};
  478. int err = 0;
  479. mutex_lock(&mdev->state_lock);
  480. if (!mdev->device_up) {
  481. en_dbg(HW, priv, "Card is not up, ignoring multicast change.\n");
  482. goto out;
  483. }
  484. if (!priv->port_up) {
  485. en_dbg(HW, priv, "Port is down, ignoring multicast change.\n");
  486. goto out;
  487. }
  488. if (!netif_carrier_ok(dev)) {
  489. if (!mlx4_en_QUERY_PORT(mdev, priv->port)) {
  490. if (priv->port_state.link_state) {
  491. priv->last_link_state = MLX4_DEV_EVENT_PORT_UP;
  492. netif_carrier_on(dev);
  493. en_dbg(LINK, priv, "Link Up\n");
  494. }
  495. }
  496. }
  497. /*
  498. * Promsicuous mode: disable all filters
  499. */
  500. if (dev->flags & IFF_PROMISC) {
  501. if (!(priv->flags & MLX4_EN_FLAG_PROMISC)) {
  502. if (netif_msg_rx_status(priv))
  503. en_warn(priv, "Entering promiscuous mode\n");
  504. priv->flags |= MLX4_EN_FLAG_PROMISC;
  505. /* Enable promiscouos mode */
  506. switch (mdev->dev->caps.steering_mode) {
  507. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  508. err = mlx4_flow_steer_promisc_add(mdev->dev,
  509. priv->port,
  510. priv->base_qpn,
  511. MLX4_FS_PROMISC_UPLINK);
  512. if (err)
  513. en_err(priv, "Failed enabling promiscuous mode\n");
  514. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  515. break;
  516. case MLX4_STEERING_MODE_B0:
  517. err = mlx4_unicast_promisc_add(mdev->dev,
  518. priv->base_qpn,
  519. priv->port);
  520. if (err)
  521. en_err(priv, "Failed enabling unicast promiscuous mode\n");
  522. /* Add the default qp number as multicast
  523. * promisc
  524. */
  525. if (!(priv->flags & MLX4_EN_FLAG_MC_PROMISC)) {
  526. err = mlx4_multicast_promisc_add(mdev->dev,
  527. priv->base_qpn,
  528. priv->port);
  529. if (err)
  530. en_err(priv, "Failed enabling multicast promiscuous mode\n");
  531. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  532. }
  533. break;
  534. case MLX4_STEERING_MODE_A0:
  535. err = mlx4_SET_PORT_qpn_calc(mdev->dev,
  536. priv->port,
  537. priv->base_qpn,
  538. 1);
  539. if (err)
  540. en_err(priv, "Failed enabling promiscuous mode\n");
  541. break;
  542. }
  543. /* Disable port multicast filter (unconditionally) */
  544. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  545. 0, MLX4_MCAST_DISABLE);
  546. if (err)
  547. en_err(priv, "Failed disabling multicast filter\n");
  548. /* Disable port VLAN filter */
  549. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  550. if (err)
  551. en_err(priv, "Failed disabling VLAN filter\n");
  552. }
  553. goto out;
  554. }
  555. /*
  556. * Not in promiscuous mode
  557. */
  558. if (priv->flags & MLX4_EN_FLAG_PROMISC) {
  559. if (netif_msg_rx_status(priv))
  560. en_warn(priv, "Leaving promiscuous mode\n");
  561. priv->flags &= ~MLX4_EN_FLAG_PROMISC;
  562. /* Disable promiscouos mode */
  563. switch (mdev->dev->caps.steering_mode) {
  564. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  565. err = mlx4_flow_steer_promisc_remove(mdev->dev,
  566. priv->port,
  567. MLX4_FS_PROMISC_UPLINK);
  568. if (err)
  569. en_err(priv, "Failed disabling promiscuous mode\n");
  570. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  571. break;
  572. case MLX4_STEERING_MODE_B0:
  573. err = mlx4_unicast_promisc_remove(mdev->dev,
  574. priv->base_qpn,
  575. priv->port);
  576. if (err)
  577. en_err(priv, "Failed disabling unicast promiscuous mode\n");
  578. /* Disable Multicast promisc */
  579. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  580. err = mlx4_multicast_promisc_remove(mdev->dev,
  581. priv->base_qpn,
  582. priv->port);
  583. if (err)
  584. en_err(priv, "Failed disabling multicast promiscuous mode\n");
  585. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  586. }
  587. break;
  588. case MLX4_STEERING_MODE_A0:
  589. err = mlx4_SET_PORT_qpn_calc(mdev->dev,
  590. priv->port,
  591. priv->base_qpn, 0);
  592. if (err)
  593. en_err(priv, "Failed disabling promiscuous mode\n");
  594. break;
  595. }
  596. /* Enable port VLAN filter */
  597. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  598. if (err)
  599. en_err(priv, "Failed enabling VLAN filter\n");
  600. }
  601. /* Enable/disable the multicast filter according to IFF_ALLMULTI */
  602. if (dev->flags & IFF_ALLMULTI) {
  603. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  604. 0, MLX4_MCAST_DISABLE);
  605. if (err)
  606. en_err(priv, "Failed disabling multicast filter\n");
  607. /* Add the default qp number as multicast promisc */
  608. if (!(priv->flags & MLX4_EN_FLAG_MC_PROMISC)) {
  609. switch (mdev->dev->caps.steering_mode) {
  610. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  611. err = mlx4_flow_steer_promisc_add(mdev->dev,
  612. priv->port,
  613. priv->base_qpn,
  614. MLX4_FS_PROMISC_ALL_MULTI);
  615. break;
  616. case MLX4_STEERING_MODE_B0:
  617. err = mlx4_multicast_promisc_add(mdev->dev,
  618. priv->base_qpn,
  619. priv->port);
  620. break;
  621. case MLX4_STEERING_MODE_A0:
  622. break;
  623. }
  624. if (err)
  625. en_err(priv, "Failed entering multicast promisc mode\n");
  626. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  627. }
  628. } else {
  629. /* Disable Multicast promisc */
  630. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  631. switch (mdev->dev->caps.steering_mode) {
  632. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  633. err = mlx4_flow_steer_promisc_remove(mdev->dev,
  634. priv->port,
  635. MLX4_FS_PROMISC_ALL_MULTI);
  636. break;
  637. case MLX4_STEERING_MODE_B0:
  638. err = mlx4_multicast_promisc_remove(mdev->dev,
  639. priv->base_qpn,
  640. priv->port);
  641. break;
  642. case MLX4_STEERING_MODE_A0:
  643. break;
  644. }
  645. if (err)
  646. en_err(priv, "Failed disabling multicast promiscuous mode\n");
  647. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  648. }
  649. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  650. 0, MLX4_MCAST_DISABLE);
  651. if (err)
  652. en_err(priv, "Failed disabling multicast filter\n");
  653. /* Flush mcast filter and init it with broadcast address */
  654. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, ETH_BCAST,
  655. 1, MLX4_MCAST_CONFIG);
  656. /* Update multicast list - we cache all addresses so they won't
  657. * change while HW is updated holding the command semaphor */
  658. netif_addr_lock_bh(dev);
  659. mlx4_en_cache_mclist(dev);
  660. netif_addr_unlock_bh(dev);
  661. list_for_each_entry(mclist, &priv->mc_list, list) {
  662. mcast_addr = mlx4_en_mac_to_u64(mclist->addr);
  663. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port,
  664. mcast_addr, 0, MLX4_MCAST_CONFIG);
  665. }
  666. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  667. 0, MLX4_MCAST_ENABLE);
  668. if (err)
  669. en_err(priv, "Failed enabling multicast filter\n");
  670. update_mclist_flags(priv, &priv->curr_list, &priv->mc_list);
  671. list_for_each_entry_safe(mclist, tmp, &priv->curr_list, list) {
  672. if (mclist->action == MCLIST_REM) {
  673. /* detach this address and delete from list */
  674. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  675. mc_list[5] = priv->port;
  676. err = mlx4_multicast_detach(mdev->dev,
  677. &priv->rss_map.indir_qp,
  678. mc_list,
  679. MLX4_PROT_ETH,
  680. mclist->reg_id);
  681. if (err)
  682. en_err(priv, "Fail to detach multicast address\n");
  683. /* remove from list */
  684. list_del(&mclist->list);
  685. kfree(mclist);
  686. } else if (mclist->action == MCLIST_ADD) {
  687. /* attach the address */
  688. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  689. /* needed for B0 steering support */
  690. mc_list[5] = priv->port;
  691. err = mlx4_multicast_attach(mdev->dev,
  692. &priv->rss_map.indir_qp,
  693. mc_list,
  694. priv->port, 0,
  695. MLX4_PROT_ETH,
  696. &mclist->reg_id);
  697. if (err)
  698. en_err(priv, "Fail to attach multicast address\n");
  699. }
  700. }
  701. }
  702. out:
  703. mutex_unlock(&mdev->state_lock);
  704. }
  705. #ifdef CONFIG_NET_POLL_CONTROLLER
  706. static void mlx4_en_netpoll(struct net_device *dev)
  707. {
  708. struct mlx4_en_priv *priv = netdev_priv(dev);
  709. struct mlx4_en_cq *cq;
  710. unsigned long flags;
  711. int i;
  712. for (i = 0; i < priv->rx_ring_num; i++) {
  713. cq = &priv->rx_cq[i];
  714. spin_lock_irqsave(&cq->lock, flags);
  715. napi_synchronize(&cq->napi);
  716. mlx4_en_process_rx_cq(dev, cq, 0);
  717. spin_unlock_irqrestore(&cq->lock, flags);
  718. }
  719. }
  720. #endif
  721. static void mlx4_en_tx_timeout(struct net_device *dev)
  722. {
  723. struct mlx4_en_priv *priv = netdev_priv(dev);
  724. struct mlx4_en_dev *mdev = priv->mdev;
  725. if (netif_msg_timer(priv))
  726. en_warn(priv, "Tx timeout called on port:%d\n", priv->port);
  727. priv->port_stats.tx_timeout++;
  728. en_dbg(DRV, priv, "Scheduling watchdog\n");
  729. queue_work(mdev->workqueue, &priv->watchdog_task);
  730. }
  731. static struct net_device_stats *mlx4_en_get_stats(struct net_device *dev)
  732. {
  733. struct mlx4_en_priv *priv = netdev_priv(dev);
  734. spin_lock_bh(&priv->stats_lock);
  735. memcpy(&priv->ret_stats, &priv->stats, sizeof(priv->stats));
  736. spin_unlock_bh(&priv->stats_lock);
  737. return &priv->ret_stats;
  738. }
  739. static void mlx4_en_set_default_moderation(struct mlx4_en_priv *priv)
  740. {
  741. struct mlx4_en_cq *cq;
  742. int i;
  743. /* If we haven't received a specific coalescing setting
  744. * (module param), we set the moderation parameters as follows:
  745. * - moder_cnt is set to the number of mtu sized packets to
  746. * satisfy our coalescing target.
  747. * - moder_time is set to a fixed value.
  748. */
  749. priv->rx_frames = MLX4_EN_RX_COAL_TARGET;
  750. priv->rx_usecs = MLX4_EN_RX_COAL_TIME;
  751. priv->tx_frames = MLX4_EN_TX_COAL_PKTS;
  752. priv->tx_usecs = MLX4_EN_TX_COAL_TIME;
  753. en_dbg(INTR, priv, "Default coalesing params for mtu:%d - rx_frames:%d rx_usecs:%d\n",
  754. priv->dev->mtu, priv->rx_frames, priv->rx_usecs);
  755. /* Setup cq moderation params */
  756. for (i = 0; i < priv->rx_ring_num; i++) {
  757. cq = &priv->rx_cq[i];
  758. cq->moder_cnt = priv->rx_frames;
  759. cq->moder_time = priv->rx_usecs;
  760. priv->last_moder_time[i] = MLX4_EN_AUTO_CONF;
  761. priv->last_moder_packets[i] = 0;
  762. priv->last_moder_bytes[i] = 0;
  763. }
  764. for (i = 0; i < priv->tx_ring_num; i++) {
  765. cq = &priv->tx_cq[i];
  766. cq->moder_cnt = priv->tx_frames;
  767. cq->moder_time = priv->tx_usecs;
  768. }
  769. /* Reset auto-moderation params */
  770. priv->pkt_rate_low = MLX4_EN_RX_RATE_LOW;
  771. priv->rx_usecs_low = MLX4_EN_RX_COAL_TIME_LOW;
  772. priv->pkt_rate_high = MLX4_EN_RX_RATE_HIGH;
  773. priv->rx_usecs_high = MLX4_EN_RX_COAL_TIME_HIGH;
  774. priv->sample_interval = MLX4_EN_SAMPLE_INTERVAL;
  775. priv->adaptive_rx_coal = 1;
  776. priv->last_moder_jiffies = 0;
  777. priv->last_moder_tx_packets = 0;
  778. }
  779. static void mlx4_en_auto_moderation(struct mlx4_en_priv *priv)
  780. {
  781. unsigned long period = (unsigned long) (jiffies - priv->last_moder_jiffies);
  782. struct mlx4_en_cq *cq;
  783. unsigned long packets;
  784. unsigned long rate;
  785. unsigned long avg_pkt_size;
  786. unsigned long rx_packets;
  787. unsigned long rx_bytes;
  788. unsigned long rx_pkt_diff;
  789. int moder_time;
  790. int ring, err;
  791. if (!priv->adaptive_rx_coal || period < priv->sample_interval * HZ)
  792. return;
  793. for (ring = 0; ring < priv->rx_ring_num; ring++) {
  794. spin_lock_bh(&priv->stats_lock);
  795. rx_packets = priv->rx_ring[ring].packets;
  796. rx_bytes = priv->rx_ring[ring].bytes;
  797. spin_unlock_bh(&priv->stats_lock);
  798. rx_pkt_diff = ((unsigned long) (rx_packets -
  799. priv->last_moder_packets[ring]));
  800. packets = rx_pkt_diff;
  801. rate = packets * HZ / period;
  802. avg_pkt_size = packets ? ((unsigned long) (rx_bytes -
  803. priv->last_moder_bytes[ring])) / packets : 0;
  804. /* Apply auto-moderation only when packet rate
  805. * exceeds a rate that it matters */
  806. if (rate > (MLX4_EN_RX_RATE_THRESH / priv->rx_ring_num) &&
  807. avg_pkt_size > MLX4_EN_AVG_PKT_SMALL) {
  808. if (rate < priv->pkt_rate_low)
  809. moder_time = priv->rx_usecs_low;
  810. else if (rate > priv->pkt_rate_high)
  811. moder_time = priv->rx_usecs_high;
  812. else
  813. moder_time = (rate - priv->pkt_rate_low) *
  814. (priv->rx_usecs_high - priv->rx_usecs_low) /
  815. (priv->pkt_rate_high - priv->pkt_rate_low) +
  816. priv->rx_usecs_low;
  817. } else {
  818. moder_time = priv->rx_usecs_low;
  819. }
  820. if (moder_time != priv->last_moder_time[ring]) {
  821. priv->last_moder_time[ring] = moder_time;
  822. cq = &priv->rx_cq[ring];
  823. cq->moder_time = moder_time;
  824. err = mlx4_en_set_cq_moder(priv, cq);
  825. if (err)
  826. en_err(priv, "Failed modifying moderation for cq:%d\n",
  827. ring);
  828. }
  829. priv->last_moder_packets[ring] = rx_packets;
  830. priv->last_moder_bytes[ring] = rx_bytes;
  831. }
  832. priv->last_moder_jiffies = jiffies;
  833. }
  834. static void mlx4_en_do_get_stats(struct work_struct *work)
  835. {
  836. struct delayed_work *delay = to_delayed_work(work);
  837. struct mlx4_en_priv *priv = container_of(delay, struct mlx4_en_priv,
  838. stats_task);
  839. struct mlx4_en_dev *mdev = priv->mdev;
  840. int err;
  841. mutex_lock(&mdev->state_lock);
  842. if (mdev->device_up) {
  843. err = mlx4_en_DUMP_ETH_STATS(mdev, priv->port, 0);
  844. if (err)
  845. en_dbg(HW, priv, "Could not update stats\n");
  846. if (priv->port_up)
  847. mlx4_en_auto_moderation(priv);
  848. queue_delayed_work(mdev->workqueue, &priv->stats_task, STATS_DELAY);
  849. }
  850. if (mdev->mac_removed[MLX4_MAX_PORTS + 1 - priv->port]) {
  851. queue_work(mdev->workqueue, &priv->mac_task);
  852. mdev->mac_removed[MLX4_MAX_PORTS + 1 - priv->port] = 0;
  853. }
  854. mutex_unlock(&mdev->state_lock);
  855. }
  856. static void mlx4_en_linkstate(struct work_struct *work)
  857. {
  858. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  859. linkstate_task);
  860. struct mlx4_en_dev *mdev = priv->mdev;
  861. int linkstate = priv->link_state;
  862. mutex_lock(&mdev->state_lock);
  863. /* If observable port state changed set carrier state and
  864. * report to system log */
  865. if (priv->last_link_state != linkstate) {
  866. if (linkstate == MLX4_DEV_EVENT_PORT_DOWN) {
  867. en_info(priv, "Link Down\n");
  868. netif_carrier_off(priv->dev);
  869. } else {
  870. en_info(priv, "Link Up\n");
  871. netif_carrier_on(priv->dev);
  872. }
  873. }
  874. priv->last_link_state = linkstate;
  875. mutex_unlock(&mdev->state_lock);
  876. }
  877. int mlx4_en_start_port(struct net_device *dev)
  878. {
  879. struct mlx4_en_priv *priv = netdev_priv(dev);
  880. struct mlx4_en_dev *mdev = priv->mdev;
  881. struct mlx4_en_cq *cq;
  882. struct mlx4_en_tx_ring *tx_ring;
  883. int rx_index = 0;
  884. int tx_index = 0;
  885. int err = 0;
  886. int i;
  887. int j;
  888. u8 mc_list[16] = {0};
  889. u64 mac = mlx4_en_mac_to_u64(dev->dev_addr);
  890. if (priv->port_up) {
  891. en_dbg(DRV, priv, "start port called while port already up\n");
  892. return 0;
  893. }
  894. INIT_LIST_HEAD(&priv->mc_list);
  895. INIT_LIST_HEAD(&priv->curr_list);
  896. INIT_LIST_HEAD(&priv->ethtool_list);
  897. memset(&priv->ethtool_rules[0], 0,
  898. sizeof(struct ethtool_flow_id) * MAX_NUM_OF_FS_RULES);
  899. /* Calculate Rx buf size */
  900. dev->mtu = min(dev->mtu, priv->max_mtu);
  901. mlx4_en_calc_rx_buf(dev);
  902. en_dbg(DRV, priv, "Rx buf size:%d\n", priv->rx_skb_size);
  903. /* Configure rx cq's and rings */
  904. err = mlx4_en_activate_rx_rings(priv);
  905. if (err) {
  906. en_err(priv, "Failed to activate RX rings\n");
  907. return err;
  908. }
  909. for (i = 0; i < priv->rx_ring_num; i++) {
  910. cq = &priv->rx_cq[i];
  911. err = mlx4_en_activate_cq(priv, cq, i);
  912. if (err) {
  913. en_err(priv, "Failed activating Rx CQ\n");
  914. goto cq_err;
  915. }
  916. for (j = 0; j < cq->size; j++)
  917. cq->buf[j].owner_sr_opcode = MLX4_CQE_OWNER_MASK;
  918. err = mlx4_en_set_cq_moder(priv, cq);
  919. if (err) {
  920. en_err(priv, "Failed setting cq moderation parameters");
  921. mlx4_en_deactivate_cq(priv, cq);
  922. goto cq_err;
  923. }
  924. mlx4_en_arm_cq(priv, cq);
  925. priv->rx_ring[i].cqn = cq->mcq.cqn;
  926. ++rx_index;
  927. }
  928. /* Set qp number */
  929. en_dbg(DRV, priv, "Getting qp number for port %d\n", priv->port);
  930. err = mlx4_get_eth_qp(mdev->dev, priv->port,
  931. mac, &priv->base_qpn);
  932. if (err) {
  933. en_err(priv, "Failed getting eth qp\n");
  934. goto cq_err;
  935. }
  936. mdev->mac_removed[priv->port] = 0;
  937. err = mlx4_en_config_rss_steer(priv);
  938. if (err) {
  939. en_err(priv, "Failed configuring rss steering\n");
  940. goto mac_err;
  941. }
  942. err = mlx4_en_create_drop_qp(priv);
  943. if (err)
  944. goto rss_err;
  945. /* Configure tx cq's and rings */
  946. for (i = 0; i < priv->tx_ring_num; i++) {
  947. /* Configure cq */
  948. cq = &priv->tx_cq[i];
  949. err = mlx4_en_activate_cq(priv, cq, i);
  950. if (err) {
  951. en_err(priv, "Failed allocating Tx CQ\n");
  952. goto tx_err;
  953. }
  954. err = mlx4_en_set_cq_moder(priv, cq);
  955. if (err) {
  956. en_err(priv, "Failed setting cq moderation parameters");
  957. mlx4_en_deactivate_cq(priv, cq);
  958. goto tx_err;
  959. }
  960. en_dbg(DRV, priv, "Resetting index of collapsed CQ:%d to -1\n", i);
  961. cq->buf->wqe_index = cpu_to_be16(0xffff);
  962. /* Configure ring */
  963. tx_ring = &priv->tx_ring[i];
  964. err = mlx4_en_activate_tx_ring(priv, tx_ring, cq->mcq.cqn,
  965. i / priv->num_tx_rings_p_up);
  966. if (err) {
  967. en_err(priv, "Failed allocating Tx ring\n");
  968. mlx4_en_deactivate_cq(priv, cq);
  969. goto tx_err;
  970. }
  971. tx_ring->tx_queue = netdev_get_tx_queue(dev, i);
  972. /* Arm CQ for TX completions */
  973. mlx4_en_arm_cq(priv, cq);
  974. /* Set initial ownership of all Tx TXBBs to SW (1) */
  975. for (j = 0; j < tx_ring->buf_size; j += STAMP_STRIDE)
  976. *((u32 *) (tx_ring->buf + j)) = 0xffffffff;
  977. ++tx_index;
  978. }
  979. /* Configure port */
  980. err = mlx4_SET_PORT_general(mdev->dev, priv->port,
  981. priv->rx_skb_size + ETH_FCS_LEN,
  982. priv->prof->tx_pause,
  983. priv->prof->tx_ppp,
  984. priv->prof->rx_pause,
  985. priv->prof->rx_ppp);
  986. if (err) {
  987. en_err(priv, "Failed setting port general configurations for port %d, with error %d\n",
  988. priv->port, err);
  989. goto tx_err;
  990. }
  991. /* Set default qp number */
  992. err = mlx4_SET_PORT_qpn_calc(mdev->dev, priv->port, priv->base_qpn, 0);
  993. if (err) {
  994. en_err(priv, "Failed setting default qp numbers\n");
  995. goto tx_err;
  996. }
  997. /* Init port */
  998. en_dbg(HW, priv, "Initializing port\n");
  999. err = mlx4_INIT_PORT(mdev->dev, priv->port);
  1000. if (err) {
  1001. en_err(priv, "Failed Initializing port\n");
  1002. goto tx_err;
  1003. }
  1004. /* Attach rx QP to bradcast address */
  1005. memset(&mc_list[10], 0xff, ETH_ALEN);
  1006. mc_list[5] = priv->port; /* needed for B0 steering support */
  1007. if (mlx4_multicast_attach(mdev->dev, &priv->rss_map.indir_qp, mc_list,
  1008. priv->port, 0, MLX4_PROT_ETH,
  1009. &priv->broadcast_id))
  1010. mlx4_warn(mdev, "Failed Attaching Broadcast\n");
  1011. /* Must redo promiscuous mode setup. */
  1012. priv->flags &= ~(MLX4_EN_FLAG_PROMISC | MLX4_EN_FLAG_MC_PROMISC);
  1013. /* Schedule multicast task to populate multicast list */
  1014. queue_work(mdev->workqueue, &priv->mcast_task);
  1015. mlx4_set_stats_bitmap(mdev->dev, &priv->stats_bitmap);
  1016. priv->port_up = true;
  1017. netif_tx_start_all_queues(dev);
  1018. netif_device_attach(dev);
  1019. return 0;
  1020. tx_err:
  1021. while (tx_index--) {
  1022. mlx4_en_deactivate_tx_ring(priv, &priv->tx_ring[tx_index]);
  1023. mlx4_en_deactivate_cq(priv, &priv->tx_cq[tx_index]);
  1024. }
  1025. mlx4_en_destroy_drop_qp(priv);
  1026. rss_err:
  1027. mlx4_en_release_rss_steer(priv);
  1028. mac_err:
  1029. mlx4_put_eth_qp(mdev->dev, priv->port, mac, priv->base_qpn);
  1030. cq_err:
  1031. while (rx_index--)
  1032. mlx4_en_deactivate_cq(priv, &priv->rx_cq[rx_index]);
  1033. for (i = 0; i < priv->rx_ring_num; i++)
  1034. mlx4_en_deactivate_rx_ring(priv, &priv->rx_ring[i]);
  1035. return err; /* need to close devices */
  1036. }
  1037. void mlx4_en_stop_port(struct net_device *dev, int detach)
  1038. {
  1039. struct mlx4_en_priv *priv = netdev_priv(dev);
  1040. struct mlx4_en_dev *mdev = priv->mdev;
  1041. struct mlx4_en_mc_list *mclist, *tmp;
  1042. struct ethtool_flow_id *flow, *tmp_flow;
  1043. int i;
  1044. u8 mc_list[16] = {0};
  1045. u64 mac = mlx4_en_mac_to_u64(dev->dev_addr);
  1046. if (!priv->port_up) {
  1047. en_dbg(DRV, priv, "stop port called while port already down\n");
  1048. return;
  1049. }
  1050. /* Synchronize with tx routine */
  1051. netif_tx_lock_bh(dev);
  1052. if (detach)
  1053. netif_device_detach(dev);
  1054. netif_tx_stop_all_queues(dev);
  1055. netif_tx_unlock_bh(dev);
  1056. netif_tx_disable(dev);
  1057. /* Set port as not active */
  1058. priv->port_up = false;
  1059. /* Promsicuous mode */
  1060. if (mdev->dev->caps.steering_mode ==
  1061. MLX4_STEERING_MODE_DEVICE_MANAGED) {
  1062. priv->flags &= ~(MLX4_EN_FLAG_PROMISC |
  1063. MLX4_EN_FLAG_MC_PROMISC);
  1064. mlx4_flow_steer_promisc_remove(mdev->dev,
  1065. priv->port,
  1066. MLX4_FS_PROMISC_UPLINK);
  1067. mlx4_flow_steer_promisc_remove(mdev->dev,
  1068. priv->port,
  1069. MLX4_FS_PROMISC_ALL_MULTI);
  1070. } else if (priv->flags & MLX4_EN_FLAG_PROMISC) {
  1071. priv->flags &= ~MLX4_EN_FLAG_PROMISC;
  1072. /* Disable promiscouos mode */
  1073. mlx4_unicast_promisc_remove(mdev->dev, priv->base_qpn,
  1074. priv->port);
  1075. /* Disable Multicast promisc */
  1076. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  1077. mlx4_multicast_promisc_remove(mdev->dev, priv->base_qpn,
  1078. priv->port);
  1079. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  1080. }
  1081. }
  1082. /* Detach All multicasts */
  1083. memset(&mc_list[10], 0xff, ETH_ALEN);
  1084. mc_list[5] = priv->port; /* needed for B0 steering support */
  1085. mlx4_multicast_detach(mdev->dev, &priv->rss_map.indir_qp, mc_list,
  1086. MLX4_PROT_ETH, priv->broadcast_id);
  1087. list_for_each_entry(mclist, &priv->curr_list, list) {
  1088. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  1089. mc_list[5] = priv->port;
  1090. mlx4_multicast_detach(mdev->dev, &priv->rss_map.indir_qp,
  1091. mc_list, MLX4_PROT_ETH, mclist->reg_id);
  1092. }
  1093. mlx4_en_clear_list(dev);
  1094. list_for_each_entry_safe(mclist, tmp, &priv->curr_list, list) {
  1095. list_del(&mclist->list);
  1096. kfree(mclist);
  1097. }
  1098. /* Flush multicast filter */
  1099. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0, 1, MLX4_MCAST_CONFIG);
  1100. mlx4_en_destroy_drop_qp(priv);
  1101. /* Free TX Rings */
  1102. for (i = 0; i < priv->tx_ring_num; i++) {
  1103. mlx4_en_deactivate_tx_ring(priv, &priv->tx_ring[i]);
  1104. mlx4_en_deactivate_cq(priv, &priv->tx_cq[i]);
  1105. }
  1106. msleep(10);
  1107. for (i = 0; i < priv->tx_ring_num; i++)
  1108. mlx4_en_free_tx_buf(dev, &priv->tx_ring[i]);
  1109. /* Free RSS qps */
  1110. mlx4_en_release_rss_steer(priv);
  1111. /* Unregister Mac address for the port */
  1112. mlx4_put_eth_qp(mdev->dev, priv->port, mac, priv->base_qpn);
  1113. if (!(mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAGS2_REASSIGN_MAC_EN))
  1114. mdev->mac_removed[priv->port] = 1;
  1115. /* Remove flow steering rules for the port*/
  1116. if (mdev->dev->caps.steering_mode ==
  1117. MLX4_STEERING_MODE_DEVICE_MANAGED) {
  1118. ASSERT_RTNL();
  1119. list_for_each_entry_safe(flow, tmp_flow,
  1120. &priv->ethtool_list, list) {
  1121. mlx4_flow_detach(mdev->dev, flow->id);
  1122. list_del(&flow->list);
  1123. }
  1124. }
  1125. /* Free RX Rings */
  1126. for (i = 0; i < priv->rx_ring_num; i++) {
  1127. mlx4_en_deactivate_rx_ring(priv, &priv->rx_ring[i]);
  1128. while (test_bit(NAPI_STATE_SCHED, &priv->rx_cq[i].napi.state))
  1129. msleep(1);
  1130. mlx4_en_deactivate_cq(priv, &priv->rx_cq[i]);
  1131. }
  1132. /* close port*/
  1133. mlx4_CLOSE_PORT(mdev->dev, priv->port);
  1134. }
  1135. static void mlx4_en_restart(struct work_struct *work)
  1136. {
  1137. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  1138. watchdog_task);
  1139. struct mlx4_en_dev *mdev = priv->mdev;
  1140. struct net_device *dev = priv->dev;
  1141. int i;
  1142. en_dbg(DRV, priv, "Watchdog task called for port %d\n", priv->port);
  1143. mutex_lock(&mdev->state_lock);
  1144. if (priv->port_up) {
  1145. mlx4_en_stop_port(dev, 1);
  1146. for (i = 0; i < priv->tx_ring_num; i++)
  1147. netdev_tx_reset_queue(priv->tx_ring[i].tx_queue);
  1148. if (mlx4_en_start_port(dev))
  1149. en_err(priv, "Failed restarting port %d\n", priv->port);
  1150. }
  1151. mutex_unlock(&mdev->state_lock);
  1152. }
  1153. static void mlx4_en_clear_stats(struct net_device *dev)
  1154. {
  1155. struct mlx4_en_priv *priv = netdev_priv(dev);
  1156. struct mlx4_en_dev *mdev = priv->mdev;
  1157. int i;
  1158. if (mlx4_en_DUMP_ETH_STATS(mdev, priv->port, 1))
  1159. en_dbg(HW, priv, "Failed dumping statistics\n");
  1160. memset(&priv->stats, 0, sizeof(priv->stats));
  1161. memset(&priv->pstats, 0, sizeof(priv->pstats));
  1162. memset(&priv->pkstats, 0, sizeof(priv->pkstats));
  1163. memset(&priv->port_stats, 0, sizeof(priv->port_stats));
  1164. for (i = 0; i < priv->tx_ring_num; i++) {
  1165. priv->tx_ring[i].bytes = 0;
  1166. priv->tx_ring[i].packets = 0;
  1167. priv->tx_ring[i].tx_csum = 0;
  1168. }
  1169. for (i = 0; i < priv->rx_ring_num; i++) {
  1170. priv->rx_ring[i].bytes = 0;
  1171. priv->rx_ring[i].packets = 0;
  1172. priv->rx_ring[i].csum_ok = 0;
  1173. priv->rx_ring[i].csum_none = 0;
  1174. }
  1175. }
  1176. static int mlx4_en_open(struct net_device *dev)
  1177. {
  1178. struct mlx4_en_priv *priv = netdev_priv(dev);
  1179. struct mlx4_en_dev *mdev = priv->mdev;
  1180. int err = 0;
  1181. mutex_lock(&mdev->state_lock);
  1182. if (!mdev->device_up) {
  1183. en_err(priv, "Cannot open - device down/disabled\n");
  1184. err = -EBUSY;
  1185. goto out;
  1186. }
  1187. /* Reset HW statistics and SW counters */
  1188. mlx4_en_clear_stats(dev);
  1189. err = mlx4_en_start_port(dev);
  1190. if (err)
  1191. en_err(priv, "Failed starting port:%d\n", priv->port);
  1192. out:
  1193. mutex_unlock(&mdev->state_lock);
  1194. return err;
  1195. }
  1196. static int mlx4_en_close(struct net_device *dev)
  1197. {
  1198. struct mlx4_en_priv *priv = netdev_priv(dev);
  1199. struct mlx4_en_dev *mdev = priv->mdev;
  1200. en_dbg(IFDOWN, priv, "Close port called\n");
  1201. mutex_lock(&mdev->state_lock);
  1202. mlx4_en_stop_port(dev, 0);
  1203. netif_carrier_off(dev);
  1204. mutex_unlock(&mdev->state_lock);
  1205. return 0;
  1206. }
  1207. void mlx4_en_free_resources(struct mlx4_en_priv *priv)
  1208. {
  1209. int i;
  1210. #ifdef CONFIG_RFS_ACCEL
  1211. free_irq_cpu_rmap(priv->dev->rx_cpu_rmap);
  1212. priv->dev->rx_cpu_rmap = NULL;
  1213. #endif
  1214. for (i = 0; i < priv->tx_ring_num; i++) {
  1215. if (priv->tx_ring[i].tx_info)
  1216. mlx4_en_destroy_tx_ring(priv, &priv->tx_ring[i]);
  1217. if (priv->tx_cq[i].buf)
  1218. mlx4_en_destroy_cq(priv, &priv->tx_cq[i]);
  1219. }
  1220. for (i = 0; i < priv->rx_ring_num; i++) {
  1221. if (priv->rx_ring[i].rx_info)
  1222. mlx4_en_destroy_rx_ring(priv, &priv->rx_ring[i],
  1223. priv->prof->rx_ring_size, priv->stride);
  1224. if (priv->rx_cq[i].buf)
  1225. mlx4_en_destroy_cq(priv, &priv->rx_cq[i]);
  1226. }
  1227. if (priv->base_tx_qpn) {
  1228. mlx4_qp_release_range(priv->mdev->dev, priv->base_tx_qpn, priv->tx_ring_num);
  1229. priv->base_tx_qpn = 0;
  1230. }
  1231. }
  1232. int mlx4_en_alloc_resources(struct mlx4_en_priv *priv)
  1233. {
  1234. struct mlx4_en_port_profile *prof = priv->prof;
  1235. int i;
  1236. int err;
  1237. err = mlx4_qp_reserve_range(priv->mdev->dev, priv->tx_ring_num, 256, &priv->base_tx_qpn);
  1238. if (err) {
  1239. en_err(priv, "failed reserving range for TX rings\n");
  1240. return err;
  1241. }
  1242. /* Create tx Rings */
  1243. for (i = 0; i < priv->tx_ring_num; i++) {
  1244. if (mlx4_en_create_cq(priv, &priv->tx_cq[i],
  1245. prof->tx_ring_size, i, TX))
  1246. goto err;
  1247. if (mlx4_en_create_tx_ring(priv, &priv->tx_ring[i], priv->base_tx_qpn + i,
  1248. prof->tx_ring_size, TXBB_SIZE))
  1249. goto err;
  1250. }
  1251. /* Create rx Rings */
  1252. for (i = 0; i < priv->rx_ring_num; i++) {
  1253. if (mlx4_en_create_cq(priv, &priv->rx_cq[i],
  1254. prof->rx_ring_size, i, RX))
  1255. goto err;
  1256. if (mlx4_en_create_rx_ring(priv, &priv->rx_ring[i],
  1257. prof->rx_ring_size, priv->stride))
  1258. goto err;
  1259. }
  1260. #ifdef CONFIG_RFS_ACCEL
  1261. priv->dev->rx_cpu_rmap = alloc_irq_cpu_rmap(priv->rx_ring_num);
  1262. if (!priv->dev->rx_cpu_rmap)
  1263. goto err;
  1264. #endif
  1265. return 0;
  1266. err:
  1267. en_err(priv, "Failed to allocate NIC resources\n");
  1268. return -ENOMEM;
  1269. }
  1270. void mlx4_en_destroy_netdev(struct net_device *dev)
  1271. {
  1272. struct mlx4_en_priv *priv = netdev_priv(dev);
  1273. struct mlx4_en_dev *mdev = priv->mdev;
  1274. en_dbg(DRV, priv, "Destroying netdev on port:%d\n", priv->port);
  1275. /* Unregister device - this will close the port if it was up */
  1276. if (priv->registered)
  1277. unregister_netdev(dev);
  1278. if (priv->allocated)
  1279. mlx4_free_hwq_res(mdev->dev, &priv->res, MLX4_EN_PAGE_SIZE);
  1280. cancel_delayed_work(&priv->stats_task);
  1281. /* flush any pending task for this netdev */
  1282. flush_workqueue(mdev->workqueue);
  1283. /* Detach the netdev so tasks would not attempt to access it */
  1284. mutex_lock(&mdev->state_lock);
  1285. mdev->pndev[priv->port] = NULL;
  1286. mutex_unlock(&mdev->state_lock);
  1287. mlx4_en_free_resources(priv);
  1288. kfree(priv->tx_ring);
  1289. kfree(priv->tx_cq);
  1290. free_netdev(dev);
  1291. }
  1292. static int mlx4_en_change_mtu(struct net_device *dev, int new_mtu)
  1293. {
  1294. struct mlx4_en_priv *priv = netdev_priv(dev);
  1295. struct mlx4_en_dev *mdev = priv->mdev;
  1296. int err = 0;
  1297. en_dbg(DRV, priv, "Change MTU called - current:%d new:%d\n",
  1298. dev->mtu, new_mtu);
  1299. if ((new_mtu < MLX4_EN_MIN_MTU) || (new_mtu > priv->max_mtu)) {
  1300. en_err(priv, "Bad MTU size:%d.\n", new_mtu);
  1301. return -EPERM;
  1302. }
  1303. dev->mtu = new_mtu;
  1304. if (netif_running(dev)) {
  1305. mutex_lock(&mdev->state_lock);
  1306. if (!mdev->device_up) {
  1307. /* NIC is probably restarting - let watchdog task reset
  1308. * the port */
  1309. en_dbg(DRV, priv, "Change MTU called with card down!?\n");
  1310. } else {
  1311. mlx4_en_stop_port(dev, 1);
  1312. err = mlx4_en_start_port(dev);
  1313. if (err) {
  1314. en_err(priv, "Failed restarting port:%d\n",
  1315. priv->port);
  1316. queue_work(mdev->workqueue, &priv->watchdog_task);
  1317. }
  1318. }
  1319. mutex_unlock(&mdev->state_lock);
  1320. }
  1321. return 0;
  1322. }
  1323. static int mlx4_en_set_features(struct net_device *netdev,
  1324. netdev_features_t features)
  1325. {
  1326. struct mlx4_en_priv *priv = netdev_priv(netdev);
  1327. if (features & NETIF_F_LOOPBACK)
  1328. priv->ctrl_flags |= cpu_to_be32(MLX4_WQE_CTRL_FORCE_LOOPBACK);
  1329. else
  1330. priv->ctrl_flags &=
  1331. cpu_to_be32(~MLX4_WQE_CTRL_FORCE_LOOPBACK);
  1332. mlx4_en_update_loopback_state(netdev, features);
  1333. return 0;
  1334. }
  1335. static const struct net_device_ops mlx4_netdev_ops = {
  1336. .ndo_open = mlx4_en_open,
  1337. .ndo_stop = mlx4_en_close,
  1338. .ndo_start_xmit = mlx4_en_xmit,
  1339. .ndo_select_queue = mlx4_en_select_queue,
  1340. .ndo_get_stats = mlx4_en_get_stats,
  1341. .ndo_set_rx_mode = mlx4_en_set_multicast,
  1342. .ndo_set_mac_address = mlx4_en_set_mac,
  1343. .ndo_validate_addr = eth_validate_addr,
  1344. .ndo_change_mtu = mlx4_en_change_mtu,
  1345. .ndo_tx_timeout = mlx4_en_tx_timeout,
  1346. .ndo_vlan_rx_add_vid = mlx4_en_vlan_rx_add_vid,
  1347. .ndo_vlan_rx_kill_vid = mlx4_en_vlan_rx_kill_vid,
  1348. #ifdef CONFIG_NET_POLL_CONTROLLER
  1349. .ndo_poll_controller = mlx4_en_netpoll,
  1350. #endif
  1351. .ndo_set_features = mlx4_en_set_features,
  1352. .ndo_setup_tc = mlx4_en_setup_tc,
  1353. #ifdef CONFIG_RFS_ACCEL
  1354. .ndo_rx_flow_steer = mlx4_en_filter_rfs,
  1355. #endif
  1356. };
  1357. int mlx4_en_init_netdev(struct mlx4_en_dev *mdev, int port,
  1358. struct mlx4_en_port_profile *prof)
  1359. {
  1360. struct net_device *dev;
  1361. struct mlx4_en_priv *priv;
  1362. int err;
  1363. dev = alloc_etherdev_mqs(sizeof(struct mlx4_en_priv),
  1364. MAX_TX_RINGS, MAX_RX_RINGS);
  1365. if (dev == NULL)
  1366. return -ENOMEM;
  1367. netif_set_real_num_tx_queues(dev, prof->tx_ring_num);
  1368. netif_set_real_num_rx_queues(dev, prof->rx_ring_num);
  1369. SET_NETDEV_DEV(dev, &mdev->dev->pdev->dev);
  1370. dev->dev_id = port - 1;
  1371. /*
  1372. * Initialize driver private data
  1373. */
  1374. priv = netdev_priv(dev);
  1375. memset(priv, 0, sizeof(struct mlx4_en_priv));
  1376. priv->dev = dev;
  1377. priv->mdev = mdev;
  1378. priv->ddev = &mdev->pdev->dev;
  1379. priv->prof = prof;
  1380. priv->port = port;
  1381. priv->port_up = false;
  1382. priv->flags = prof->flags;
  1383. priv->ctrl_flags = cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE |
  1384. MLX4_WQE_CTRL_SOLICITED);
  1385. priv->num_tx_rings_p_up = mdev->profile.num_tx_rings_p_up;
  1386. priv->tx_ring_num = prof->tx_ring_num;
  1387. priv->tx_ring = kzalloc(sizeof(struct mlx4_en_tx_ring) * MAX_TX_RINGS,
  1388. GFP_KERNEL);
  1389. if (!priv->tx_ring) {
  1390. err = -ENOMEM;
  1391. goto out;
  1392. }
  1393. priv->tx_cq = kzalloc(sizeof(struct mlx4_en_cq) * MAX_RX_RINGS,
  1394. GFP_KERNEL);
  1395. if (!priv->tx_cq) {
  1396. err = -ENOMEM;
  1397. goto out;
  1398. }
  1399. priv->rx_ring_num = prof->rx_ring_num;
  1400. priv->cqe_factor = (mdev->dev->caps.cqe_size == 64) ? 1 : 0;
  1401. priv->mac_index = -1;
  1402. priv->msg_enable = MLX4_EN_MSG_LEVEL;
  1403. spin_lock_init(&priv->stats_lock);
  1404. INIT_WORK(&priv->mcast_task, mlx4_en_do_set_multicast);
  1405. INIT_WORK(&priv->mac_task, mlx4_en_do_set_mac);
  1406. INIT_WORK(&priv->watchdog_task, mlx4_en_restart);
  1407. INIT_WORK(&priv->linkstate_task, mlx4_en_linkstate);
  1408. INIT_DELAYED_WORK(&priv->stats_task, mlx4_en_do_get_stats);
  1409. #ifdef CONFIG_MLX4_EN_DCB
  1410. if (!mlx4_is_slave(priv->mdev->dev))
  1411. dev->dcbnl_ops = &mlx4_en_dcbnl_ops;
  1412. #endif
  1413. /* Query for default mac and max mtu */
  1414. priv->max_mtu = mdev->dev->caps.eth_mtu_cap[priv->port];
  1415. /* Set default MAC */
  1416. dev->addr_len = ETH_ALEN;
  1417. mlx4_en_u64_to_mac(dev->dev_addr, mdev->dev->caps.def_mac[priv->port]);
  1418. if (!is_valid_ether_addr(dev->dev_addr)) {
  1419. en_err(priv, "Port: %d, invalid mac burned: %pM, quiting\n",
  1420. priv->port, dev->dev_addr);
  1421. err = -EINVAL;
  1422. goto out;
  1423. }
  1424. memcpy(priv->prev_mac, dev->dev_addr, sizeof(priv->prev_mac));
  1425. priv->stride = roundup_pow_of_two(sizeof(struct mlx4_en_rx_desc) +
  1426. DS_SIZE * MLX4_EN_MAX_RX_FRAGS);
  1427. err = mlx4_en_alloc_resources(priv);
  1428. if (err)
  1429. goto out;
  1430. #ifdef CONFIG_RFS_ACCEL
  1431. INIT_LIST_HEAD(&priv->filters);
  1432. spin_lock_init(&priv->filters_lock);
  1433. #endif
  1434. /* Allocate page for receive rings */
  1435. err = mlx4_alloc_hwq_res(mdev->dev, &priv->res,
  1436. MLX4_EN_PAGE_SIZE, MLX4_EN_PAGE_SIZE);
  1437. if (err) {
  1438. en_err(priv, "Failed to allocate page for rx qps\n");
  1439. goto out;
  1440. }
  1441. priv->allocated = 1;
  1442. /*
  1443. * Initialize netdev entry points
  1444. */
  1445. dev->netdev_ops = &mlx4_netdev_ops;
  1446. dev->watchdog_timeo = MLX4_EN_WATCHDOG_TIMEOUT;
  1447. netif_set_real_num_tx_queues(dev, priv->tx_ring_num);
  1448. netif_set_real_num_rx_queues(dev, priv->rx_ring_num);
  1449. SET_ETHTOOL_OPS(dev, &mlx4_en_ethtool_ops);
  1450. /*
  1451. * Set driver features
  1452. */
  1453. dev->hw_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
  1454. if (mdev->LSO_support)
  1455. dev->hw_features |= NETIF_F_TSO | NETIF_F_TSO6;
  1456. dev->vlan_features = dev->hw_features;
  1457. dev->hw_features |= NETIF_F_RXCSUM | NETIF_F_RXHASH;
  1458. dev->features = dev->hw_features | NETIF_F_HIGHDMA |
  1459. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX |
  1460. NETIF_F_HW_VLAN_FILTER;
  1461. dev->hw_features |= NETIF_F_LOOPBACK;
  1462. if (mdev->dev->caps.steering_mode ==
  1463. MLX4_STEERING_MODE_DEVICE_MANAGED)
  1464. dev->hw_features |= NETIF_F_NTUPLE;
  1465. mdev->pndev[port] = dev;
  1466. netif_carrier_off(dev);
  1467. err = register_netdev(dev);
  1468. if (err) {
  1469. en_err(priv, "Netdev registration failed for port %d\n", port);
  1470. goto out;
  1471. }
  1472. priv->registered = 1;
  1473. en_warn(priv, "Using %d TX rings\n", prof->tx_ring_num);
  1474. en_warn(priv, "Using %d RX rings\n", prof->rx_ring_num);
  1475. mlx4_en_update_loopback_state(priv->dev, priv->dev->features);
  1476. /* Configure port */
  1477. mlx4_en_calc_rx_buf(dev);
  1478. err = mlx4_SET_PORT_general(mdev->dev, priv->port,
  1479. priv->rx_skb_size + ETH_FCS_LEN,
  1480. prof->tx_pause, prof->tx_ppp,
  1481. prof->rx_pause, prof->rx_ppp);
  1482. if (err) {
  1483. en_err(priv, "Failed setting port general configurations "
  1484. "for port %d, with error %d\n", priv->port, err);
  1485. goto out;
  1486. }
  1487. /* Init port */
  1488. en_warn(priv, "Initializing port\n");
  1489. err = mlx4_INIT_PORT(mdev->dev, priv->port);
  1490. if (err) {
  1491. en_err(priv, "Failed Initializing port\n");
  1492. goto out;
  1493. }
  1494. mlx4_en_set_default_moderation(priv);
  1495. queue_delayed_work(mdev->workqueue, &priv->stats_task, STATS_DELAY);
  1496. return 0;
  1497. out:
  1498. mlx4_en_destroy_netdev(dev);
  1499. return err;
  1500. }