iwl-agn.c 107 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  30. #include <linux/kernel.h>
  31. #include <linux/module.h>
  32. #include <linux/init.h>
  33. /* TODO: remove include to PCI*.h when no PCI will be needed here */
  34. #include <linux/pci.h>
  35. #include <linux/pci-aspm.h>
  36. #include <linux/slab.h>
  37. #include <linux/dma-mapping.h>
  38. #include <linux/delay.h>
  39. #include <linux/sched.h>
  40. #include <linux/skbuff.h>
  41. #include <linux/netdevice.h>
  42. #include <linux/wireless.h>
  43. #include <linux/firmware.h>
  44. #include <linux/etherdevice.h>
  45. #include <linux/if_arp.h>
  46. #include <net/mac80211.h>
  47. #include <asm/div64.h>
  48. #include "iwl-eeprom.h"
  49. #include "iwl-dev.h"
  50. #include "iwl-core.h"
  51. #include "iwl-io.h"
  52. #include "iwl-helpers.h"
  53. #include "iwl-sta.h"
  54. #include "iwl-agn-calib.h"
  55. #include "iwl-agn.h"
  56. #include "iwl-pci.h"
  57. /******************************************************************************
  58. *
  59. * module boiler plate
  60. *
  61. ******************************************************************************/
  62. /*
  63. * module name, copyright, version, etc.
  64. */
  65. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  66. #ifdef CONFIG_IWLWIFI_DEBUG
  67. #define VD "d"
  68. #else
  69. #define VD
  70. #endif
  71. #define DRV_VERSION IWLWIFI_VERSION VD
  72. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  73. MODULE_VERSION(DRV_VERSION);
  74. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  75. MODULE_LICENSE("GPL");
  76. static int iwlagn_ant_coupling;
  77. static bool iwlagn_bt_ch_announce = 1;
  78. void iwl_update_chain_flags(struct iwl_priv *priv)
  79. {
  80. struct iwl_rxon_context *ctx;
  81. if (priv->cfg->ops->hcmd->set_rxon_chain) {
  82. for_each_context(priv, ctx) {
  83. priv->cfg->ops->hcmd->set_rxon_chain(priv, ctx);
  84. if (ctx->active.rx_chain != ctx->staging.rx_chain)
  85. iwlagn_commit_rxon(priv, ctx);
  86. }
  87. }
  88. }
  89. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  90. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  91. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  92. u8 *beacon, u32 frame_size)
  93. {
  94. u16 tim_idx;
  95. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  96. /*
  97. * The index is relative to frame start but we start looking at the
  98. * variable-length part of the beacon.
  99. */
  100. tim_idx = mgmt->u.beacon.variable - beacon;
  101. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  102. while ((tim_idx < (frame_size - 2)) &&
  103. (beacon[tim_idx] != WLAN_EID_TIM))
  104. tim_idx += beacon[tim_idx+1] + 2;
  105. /* If TIM field was found, set variables */
  106. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  107. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  108. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  109. } else
  110. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  111. }
  112. int iwlagn_send_beacon_cmd(struct iwl_priv *priv)
  113. {
  114. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  115. struct iwl_host_cmd cmd = {
  116. .id = REPLY_TX_BEACON,
  117. };
  118. u32 frame_size;
  119. u32 rate_flags;
  120. u32 rate;
  121. /*
  122. * We have to set up the TX command, the TX Beacon command, and the
  123. * beacon contents.
  124. */
  125. lockdep_assert_held(&priv->mutex);
  126. if (!priv->beacon_ctx) {
  127. IWL_ERR(priv, "trying to build beacon w/o beacon context!\n");
  128. return 0;
  129. }
  130. if (WARN_ON(!priv->beacon_skb))
  131. return -EINVAL;
  132. /* Allocate beacon command */
  133. if (!priv->beacon_cmd)
  134. priv->beacon_cmd = kzalloc(sizeof(*tx_beacon_cmd), GFP_KERNEL);
  135. tx_beacon_cmd = priv->beacon_cmd;
  136. if (!tx_beacon_cmd)
  137. return -ENOMEM;
  138. frame_size = priv->beacon_skb->len;
  139. /* Set up TX command fields */
  140. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  141. tx_beacon_cmd->tx.sta_id = priv->beacon_ctx->bcast_sta_id;
  142. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  143. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  144. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  145. /* Set up TX beacon command fields */
  146. iwl_set_beacon_tim(priv, tx_beacon_cmd, priv->beacon_skb->data,
  147. frame_size);
  148. /* Set up packet rate and flags */
  149. rate = iwl_rate_get_lowest_plcp(priv, priv->beacon_ctx);
  150. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant,
  151. priv->hw_params.valid_tx_ant);
  152. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  153. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  154. rate_flags |= RATE_MCS_CCK_MSK;
  155. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  156. rate_flags);
  157. /* Submit command */
  158. cmd.len[0] = sizeof(*tx_beacon_cmd);
  159. cmd.data[0] = tx_beacon_cmd;
  160. cmd.dataflags[0] = IWL_HCMD_DFL_NOCOPY;
  161. cmd.len[1] = frame_size;
  162. cmd.data[1] = priv->beacon_skb->data;
  163. cmd.dataflags[1] = IWL_HCMD_DFL_NOCOPY;
  164. return iwl_send_cmd_sync(priv, &cmd);
  165. }
  166. static void iwl_bg_beacon_update(struct work_struct *work)
  167. {
  168. struct iwl_priv *priv =
  169. container_of(work, struct iwl_priv, beacon_update);
  170. struct sk_buff *beacon;
  171. mutex_lock(&priv->mutex);
  172. if (!priv->beacon_ctx) {
  173. IWL_ERR(priv, "updating beacon w/o beacon context!\n");
  174. goto out;
  175. }
  176. if (priv->beacon_ctx->vif->type != NL80211_IFTYPE_AP) {
  177. /*
  178. * The ucode will send beacon notifications even in
  179. * IBSS mode, but we don't want to process them. But
  180. * we need to defer the type check to here due to
  181. * requiring locking around the beacon_ctx access.
  182. */
  183. goto out;
  184. }
  185. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  186. beacon = ieee80211_beacon_get(priv->hw, priv->beacon_ctx->vif);
  187. if (!beacon) {
  188. IWL_ERR(priv, "update beacon failed -- keeping old\n");
  189. goto out;
  190. }
  191. /* new beacon skb is allocated every time; dispose previous.*/
  192. dev_kfree_skb(priv->beacon_skb);
  193. priv->beacon_skb = beacon;
  194. iwlagn_send_beacon_cmd(priv);
  195. out:
  196. mutex_unlock(&priv->mutex);
  197. }
  198. static void iwl_bg_bt_runtime_config(struct work_struct *work)
  199. {
  200. struct iwl_priv *priv =
  201. container_of(work, struct iwl_priv, bt_runtime_config);
  202. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  203. return;
  204. /* dont send host command if rf-kill is on */
  205. if (!iwl_is_ready_rf(priv))
  206. return;
  207. priv->cfg->ops->hcmd->send_bt_config(priv);
  208. }
  209. static void iwl_bg_bt_full_concurrency(struct work_struct *work)
  210. {
  211. struct iwl_priv *priv =
  212. container_of(work, struct iwl_priv, bt_full_concurrency);
  213. struct iwl_rxon_context *ctx;
  214. mutex_lock(&priv->mutex);
  215. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  216. goto out;
  217. /* dont send host command if rf-kill is on */
  218. if (!iwl_is_ready_rf(priv))
  219. goto out;
  220. IWL_DEBUG_INFO(priv, "BT coex in %s mode\n",
  221. priv->bt_full_concurrent ?
  222. "full concurrency" : "3-wire");
  223. /*
  224. * LQ & RXON updated cmds must be sent before BT Config cmd
  225. * to avoid 3-wire collisions
  226. */
  227. for_each_context(priv, ctx) {
  228. if (priv->cfg->ops->hcmd->set_rxon_chain)
  229. priv->cfg->ops->hcmd->set_rxon_chain(priv, ctx);
  230. iwlagn_commit_rxon(priv, ctx);
  231. }
  232. priv->cfg->ops->hcmd->send_bt_config(priv);
  233. out:
  234. mutex_unlock(&priv->mutex);
  235. }
  236. /**
  237. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  238. *
  239. * This callback is provided in order to send a statistics request.
  240. *
  241. * This timer function is continually reset to execute within
  242. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  243. * was received. We need to ensure we receive the statistics in order
  244. * to update the temperature used for calibrating the TXPOWER.
  245. */
  246. static void iwl_bg_statistics_periodic(unsigned long data)
  247. {
  248. struct iwl_priv *priv = (struct iwl_priv *)data;
  249. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  250. return;
  251. /* dont send host command if rf-kill is on */
  252. if (!iwl_is_ready_rf(priv))
  253. return;
  254. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  255. }
  256. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  257. u32 start_idx, u32 num_events,
  258. u32 mode)
  259. {
  260. u32 i;
  261. u32 ptr; /* SRAM byte address of log data */
  262. u32 ev, time, data; /* event log data */
  263. unsigned long reg_flags;
  264. if (mode == 0)
  265. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  266. else
  267. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  268. /* Make sure device is powered up for SRAM reads */
  269. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  270. if (iwl_grab_nic_access(priv)) {
  271. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  272. return;
  273. }
  274. /* Set starting address; reads will auto-increment */
  275. iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr);
  276. rmb();
  277. /*
  278. * "time" is actually "data" for mode 0 (no timestamp).
  279. * place event id # at far right for easier visual parsing.
  280. */
  281. for (i = 0; i < num_events; i++) {
  282. ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  283. time = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  284. if (mode == 0) {
  285. trace_iwlwifi_dev_ucode_cont_event(priv,
  286. 0, time, ev);
  287. } else {
  288. data = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  289. trace_iwlwifi_dev_ucode_cont_event(priv,
  290. time, data, ev);
  291. }
  292. }
  293. /* Allow device to power down */
  294. iwl_release_nic_access(priv);
  295. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  296. }
  297. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  298. {
  299. u32 capacity; /* event log capacity in # entries */
  300. u32 base; /* SRAM byte address of event log header */
  301. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  302. u32 num_wraps; /* # times uCode wrapped to top of log */
  303. u32 next_entry; /* index of next entry to be written by uCode */
  304. base = priv->device_pointers.error_event_table;
  305. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  306. capacity = iwl_read_targ_mem(priv, base);
  307. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  308. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  309. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  310. } else
  311. return;
  312. if (num_wraps == priv->event_log.num_wraps) {
  313. iwl_print_cont_event_trace(priv,
  314. base, priv->event_log.next_entry,
  315. next_entry - priv->event_log.next_entry,
  316. mode);
  317. priv->event_log.non_wraps_count++;
  318. } else {
  319. if ((num_wraps - priv->event_log.num_wraps) > 1)
  320. priv->event_log.wraps_more_count++;
  321. else
  322. priv->event_log.wraps_once_count++;
  323. trace_iwlwifi_dev_ucode_wrap_event(priv,
  324. num_wraps - priv->event_log.num_wraps,
  325. next_entry, priv->event_log.next_entry);
  326. if (next_entry < priv->event_log.next_entry) {
  327. iwl_print_cont_event_trace(priv, base,
  328. priv->event_log.next_entry,
  329. capacity - priv->event_log.next_entry,
  330. mode);
  331. iwl_print_cont_event_trace(priv, base, 0,
  332. next_entry, mode);
  333. } else {
  334. iwl_print_cont_event_trace(priv, base,
  335. next_entry, capacity - next_entry,
  336. mode);
  337. iwl_print_cont_event_trace(priv, base, 0,
  338. next_entry, mode);
  339. }
  340. }
  341. priv->event_log.num_wraps = num_wraps;
  342. priv->event_log.next_entry = next_entry;
  343. }
  344. /**
  345. * iwl_bg_ucode_trace - Timer callback to log ucode event
  346. *
  347. * The timer is continually set to execute every
  348. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  349. * this function is to perform continuous uCode event logging operation
  350. * if enabled
  351. */
  352. static void iwl_bg_ucode_trace(unsigned long data)
  353. {
  354. struct iwl_priv *priv = (struct iwl_priv *)data;
  355. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  356. return;
  357. if (priv->event_log.ucode_trace) {
  358. iwl_continuous_event_trace(priv);
  359. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  360. mod_timer(&priv->ucode_trace,
  361. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  362. }
  363. }
  364. static void iwl_bg_tx_flush(struct work_struct *work)
  365. {
  366. struct iwl_priv *priv =
  367. container_of(work, struct iwl_priv, tx_flush);
  368. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  369. return;
  370. /* do nothing if rf-kill is on */
  371. if (!iwl_is_ready_rf(priv))
  372. return;
  373. IWL_DEBUG_INFO(priv, "device request: flush all tx frames\n");
  374. iwlagn_dev_txfifo_flush(priv, IWL_DROP_ALL);
  375. }
  376. /**
  377. * iwl_rx_handle - Main entry function for receiving responses from uCode
  378. *
  379. * Uses the priv->rx_handlers callback function array to invoke
  380. * the appropriate handlers, including command responses,
  381. * frame-received notifications, and other notifications.
  382. */
  383. static void iwl_rx_handle(struct iwl_priv *priv)
  384. {
  385. struct iwl_rx_mem_buffer *rxb;
  386. struct iwl_rx_packet *pkt;
  387. struct iwl_rx_queue *rxq = &priv->rxq;
  388. u32 r, i;
  389. int reclaim;
  390. unsigned long flags;
  391. u8 fill_rx = 0;
  392. u32 count = 8;
  393. int total_empty;
  394. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  395. * buffer that the driver may process (last buffer filled by ucode). */
  396. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  397. i = rxq->read;
  398. /* Rx interrupt, but nothing sent from uCode */
  399. if (i == r)
  400. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  401. /* calculate total frames need to be restock after handling RX */
  402. total_empty = r - rxq->write_actual;
  403. if (total_empty < 0)
  404. total_empty += RX_QUEUE_SIZE;
  405. if (total_empty > (RX_QUEUE_SIZE / 2))
  406. fill_rx = 1;
  407. while (i != r) {
  408. int len;
  409. rxb = rxq->queue[i];
  410. /* If an RXB doesn't have a Rx queue slot associated with it,
  411. * then a bug has been introduced in the queue refilling
  412. * routines -- catch it here */
  413. if (WARN_ON(rxb == NULL)) {
  414. i = (i + 1) & RX_QUEUE_MASK;
  415. continue;
  416. }
  417. rxq->queue[i] = NULL;
  418. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  419. PAGE_SIZE << priv->hw_params.rx_page_order,
  420. PCI_DMA_FROMDEVICE);
  421. pkt = rxb_addr(rxb);
  422. len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  423. len += sizeof(u32); /* account for status word */
  424. trace_iwlwifi_dev_rx(priv, pkt, len);
  425. /* Reclaim a command buffer only if this packet is a response
  426. * to a (driver-originated) command.
  427. * If the packet (e.g. Rx frame) originated from uCode,
  428. * there is no command buffer to reclaim.
  429. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  430. * but apparently a few don't get set; catch them here. */
  431. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  432. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  433. (pkt->hdr.cmd != REPLY_RX) &&
  434. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  435. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  436. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  437. (pkt->hdr.cmd != REPLY_TX);
  438. /*
  439. * Do the notification wait before RX handlers so
  440. * even if the RX handler consumes the RXB we have
  441. * access to it in the notification wait entry.
  442. */
  443. if (!list_empty(&priv->_agn.notif_waits)) {
  444. struct iwl_notification_wait *w;
  445. spin_lock(&priv->_agn.notif_wait_lock);
  446. list_for_each_entry(w, &priv->_agn.notif_waits, list) {
  447. if (w->cmd == pkt->hdr.cmd) {
  448. w->triggered = true;
  449. if (w->fn)
  450. w->fn(priv, pkt, w->fn_data);
  451. }
  452. }
  453. spin_unlock(&priv->_agn.notif_wait_lock);
  454. wake_up_all(&priv->_agn.notif_waitq);
  455. }
  456. if (priv->pre_rx_handler)
  457. priv->pre_rx_handler(priv, rxb);
  458. /* Based on type of command response or notification,
  459. * handle those that need handling via function in
  460. * rx_handlers table. See iwl_setup_rx_handlers() */
  461. if (priv->rx_handlers[pkt->hdr.cmd]) {
  462. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  463. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  464. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  465. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  466. } else {
  467. /* No handling needed */
  468. IWL_DEBUG_RX(priv,
  469. "r %d i %d No handler needed for %s, 0x%02x\n",
  470. r, i, get_cmd_string(pkt->hdr.cmd),
  471. pkt->hdr.cmd);
  472. }
  473. /*
  474. * XXX: After here, we should always check rxb->page
  475. * against NULL before touching it or its virtual
  476. * memory (pkt). Because some rx_handler might have
  477. * already taken or freed the pages.
  478. */
  479. if (reclaim) {
  480. /* Invoke any callbacks, transfer the buffer to caller,
  481. * and fire off the (possibly) blocking iwl_send_cmd()
  482. * as we reclaim the driver command queue */
  483. if (rxb->page)
  484. iwl_tx_cmd_complete(priv, rxb);
  485. else
  486. IWL_WARN(priv, "Claim null rxb?\n");
  487. }
  488. /* Reuse the page if possible. For notification packets and
  489. * SKBs that fail to Rx correctly, add them back into the
  490. * rx_free list for reuse later. */
  491. spin_lock_irqsave(&rxq->lock, flags);
  492. if (rxb->page != NULL) {
  493. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  494. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  495. PCI_DMA_FROMDEVICE);
  496. list_add_tail(&rxb->list, &rxq->rx_free);
  497. rxq->free_count++;
  498. } else
  499. list_add_tail(&rxb->list, &rxq->rx_used);
  500. spin_unlock_irqrestore(&rxq->lock, flags);
  501. i = (i + 1) & RX_QUEUE_MASK;
  502. /* If there are a lot of unused frames,
  503. * restock the Rx queue so ucode wont assert. */
  504. if (fill_rx) {
  505. count++;
  506. if (count >= 8) {
  507. rxq->read = i;
  508. iwlagn_rx_replenish_now(priv);
  509. count = 0;
  510. }
  511. }
  512. }
  513. /* Backtrack one entry */
  514. rxq->read = i;
  515. if (fill_rx)
  516. iwlagn_rx_replenish_now(priv);
  517. else
  518. iwlagn_rx_queue_restock(priv);
  519. }
  520. /* tasklet for iwlagn interrupt */
  521. static void iwl_irq_tasklet(struct iwl_priv *priv)
  522. {
  523. u32 inta = 0;
  524. u32 handled = 0;
  525. unsigned long flags;
  526. u32 i;
  527. #ifdef CONFIG_IWLWIFI_DEBUG
  528. u32 inta_mask;
  529. #endif
  530. spin_lock_irqsave(&priv->lock, flags);
  531. /* Ack/clear/reset pending uCode interrupts.
  532. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  533. */
  534. /* There is a hardware bug in the interrupt mask function that some
  535. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  536. * they are disabled in the CSR_INT_MASK register. Furthermore the
  537. * ICT interrupt handling mechanism has another bug that might cause
  538. * these unmasked interrupts fail to be detected. We workaround the
  539. * hardware bugs here by ACKing all the possible interrupts so that
  540. * interrupt coalescing can still be achieved.
  541. */
  542. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  543. inta = priv->_agn.inta;
  544. #ifdef CONFIG_IWLWIFI_DEBUG
  545. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  546. /* just for debug */
  547. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  548. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  549. inta, inta_mask);
  550. }
  551. #endif
  552. spin_unlock_irqrestore(&priv->lock, flags);
  553. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  554. priv->_agn.inta = 0;
  555. /* Now service all interrupt bits discovered above. */
  556. if (inta & CSR_INT_BIT_HW_ERR) {
  557. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  558. /* Tell the device to stop sending interrupts */
  559. iwl_disable_interrupts(priv);
  560. priv->isr_stats.hw++;
  561. iwl_irq_handle_error(priv);
  562. handled |= CSR_INT_BIT_HW_ERR;
  563. return;
  564. }
  565. #ifdef CONFIG_IWLWIFI_DEBUG
  566. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  567. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  568. if (inta & CSR_INT_BIT_SCD) {
  569. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  570. "the frame/frames.\n");
  571. priv->isr_stats.sch++;
  572. }
  573. /* Alive notification via Rx interrupt will do the real work */
  574. if (inta & CSR_INT_BIT_ALIVE) {
  575. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  576. priv->isr_stats.alive++;
  577. }
  578. }
  579. #endif
  580. /* Safely ignore these bits for debug checks below */
  581. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  582. /* HW RF KILL switch toggled */
  583. if (inta & CSR_INT_BIT_RF_KILL) {
  584. int hw_rf_kill = 0;
  585. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  586. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  587. hw_rf_kill = 1;
  588. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  589. hw_rf_kill ? "disable radio" : "enable radio");
  590. priv->isr_stats.rfkill++;
  591. /* driver only loads ucode once setting the interface up.
  592. * the driver allows loading the ucode even if the radio
  593. * is killed. Hence update the killswitch state here. The
  594. * rfkill handler will care about restarting if needed.
  595. */
  596. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  597. if (hw_rf_kill)
  598. set_bit(STATUS_RF_KILL_HW, &priv->status);
  599. else
  600. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  601. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  602. }
  603. handled |= CSR_INT_BIT_RF_KILL;
  604. }
  605. /* Chip got too hot and stopped itself */
  606. if (inta & CSR_INT_BIT_CT_KILL) {
  607. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  608. priv->isr_stats.ctkill++;
  609. handled |= CSR_INT_BIT_CT_KILL;
  610. }
  611. /* Error detected by uCode */
  612. if (inta & CSR_INT_BIT_SW_ERR) {
  613. IWL_ERR(priv, "Microcode SW error detected. "
  614. " Restarting 0x%X.\n", inta);
  615. priv->isr_stats.sw++;
  616. iwl_irq_handle_error(priv);
  617. handled |= CSR_INT_BIT_SW_ERR;
  618. }
  619. /* uCode wakes up after power-down sleep */
  620. if (inta & CSR_INT_BIT_WAKEUP) {
  621. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  622. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  623. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  624. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  625. priv->isr_stats.wakeup++;
  626. handled |= CSR_INT_BIT_WAKEUP;
  627. }
  628. /* All uCode command responses, including Tx command responses,
  629. * Rx "responses" (frame-received notification), and other
  630. * notifications from uCode come through here*/
  631. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  632. CSR_INT_BIT_RX_PERIODIC)) {
  633. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  634. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  635. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  636. iwl_write32(priv, CSR_FH_INT_STATUS,
  637. CSR_FH_INT_RX_MASK);
  638. }
  639. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  640. handled |= CSR_INT_BIT_RX_PERIODIC;
  641. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  642. }
  643. /* Sending RX interrupt require many steps to be done in the
  644. * the device:
  645. * 1- write interrupt to current index in ICT table.
  646. * 2- dma RX frame.
  647. * 3- update RX shared data to indicate last write index.
  648. * 4- send interrupt.
  649. * This could lead to RX race, driver could receive RX interrupt
  650. * but the shared data changes does not reflect this;
  651. * periodic interrupt will detect any dangling Rx activity.
  652. */
  653. /* Disable periodic interrupt; we use it as just a one-shot. */
  654. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  655. CSR_INT_PERIODIC_DIS);
  656. iwl_rx_handle(priv);
  657. /*
  658. * Enable periodic interrupt in 8 msec only if we received
  659. * real RX interrupt (instead of just periodic int), to catch
  660. * any dangling Rx interrupt. If it was just the periodic
  661. * interrupt, there was no dangling Rx activity, and no need
  662. * to extend the periodic interrupt; one-shot is enough.
  663. */
  664. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  665. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  666. CSR_INT_PERIODIC_ENA);
  667. priv->isr_stats.rx++;
  668. }
  669. /* This "Tx" DMA channel is used only for loading uCode */
  670. if (inta & CSR_INT_BIT_FH_TX) {
  671. iwl_write32(priv, CSR_FH_INT_STATUS, CSR_FH_INT_TX_MASK);
  672. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  673. priv->isr_stats.tx++;
  674. handled |= CSR_INT_BIT_FH_TX;
  675. /* Wake up uCode load routine, now that load is complete */
  676. priv->ucode_write_complete = 1;
  677. wake_up_interruptible(&priv->wait_command_queue);
  678. }
  679. if (inta & ~handled) {
  680. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  681. priv->isr_stats.unhandled++;
  682. }
  683. if (inta & ~(priv->inta_mask)) {
  684. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  685. inta & ~priv->inta_mask);
  686. }
  687. /* Re-enable all interrupts */
  688. /* only Re-enable if disabled by irq */
  689. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  690. iwl_enable_interrupts(priv);
  691. /* Re-enable RF_KILL if it occurred */
  692. else if (handled & CSR_INT_BIT_RF_KILL)
  693. iwl_enable_rfkill_int(priv);
  694. }
  695. /*****************************************************************************
  696. *
  697. * sysfs attributes
  698. *
  699. *****************************************************************************/
  700. #ifdef CONFIG_IWLWIFI_DEBUG
  701. /*
  702. * The following adds a new attribute to the sysfs representation
  703. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  704. * used for controlling the debug level.
  705. *
  706. * See the level definitions in iwl for details.
  707. *
  708. * The debug_level being managed using sysfs below is a per device debug
  709. * level that is used instead of the global debug level if it (the per
  710. * device debug level) is set.
  711. */
  712. static ssize_t show_debug_level(struct device *d,
  713. struct device_attribute *attr, char *buf)
  714. {
  715. struct iwl_priv *priv = dev_get_drvdata(d);
  716. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  717. }
  718. static ssize_t store_debug_level(struct device *d,
  719. struct device_attribute *attr,
  720. const char *buf, size_t count)
  721. {
  722. struct iwl_priv *priv = dev_get_drvdata(d);
  723. unsigned long val;
  724. int ret;
  725. ret = strict_strtoul(buf, 0, &val);
  726. if (ret)
  727. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  728. else {
  729. priv->debug_level = val;
  730. if (iwl_alloc_traffic_mem(priv))
  731. IWL_ERR(priv,
  732. "Not enough memory to generate traffic log\n");
  733. }
  734. return strnlen(buf, count);
  735. }
  736. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  737. show_debug_level, store_debug_level);
  738. #endif /* CONFIG_IWLWIFI_DEBUG */
  739. static ssize_t show_temperature(struct device *d,
  740. struct device_attribute *attr, char *buf)
  741. {
  742. struct iwl_priv *priv = dev_get_drvdata(d);
  743. if (!iwl_is_alive(priv))
  744. return -EAGAIN;
  745. return sprintf(buf, "%d\n", priv->temperature);
  746. }
  747. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  748. static ssize_t show_tx_power(struct device *d,
  749. struct device_attribute *attr, char *buf)
  750. {
  751. struct iwl_priv *priv = dev_get_drvdata(d);
  752. if (!iwl_is_ready_rf(priv))
  753. return sprintf(buf, "off\n");
  754. else
  755. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  756. }
  757. static ssize_t store_tx_power(struct device *d,
  758. struct device_attribute *attr,
  759. const char *buf, size_t count)
  760. {
  761. struct iwl_priv *priv = dev_get_drvdata(d);
  762. unsigned long val;
  763. int ret;
  764. ret = strict_strtoul(buf, 10, &val);
  765. if (ret)
  766. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  767. else {
  768. ret = iwl_set_tx_power(priv, val, false);
  769. if (ret)
  770. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  771. ret);
  772. else
  773. ret = count;
  774. }
  775. return ret;
  776. }
  777. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  778. static struct attribute *iwl_sysfs_entries[] = {
  779. &dev_attr_temperature.attr,
  780. &dev_attr_tx_power.attr,
  781. #ifdef CONFIG_IWLWIFI_DEBUG
  782. &dev_attr_debug_level.attr,
  783. #endif
  784. NULL
  785. };
  786. static struct attribute_group iwl_attribute_group = {
  787. .name = NULL, /* put in device directory */
  788. .attrs = iwl_sysfs_entries,
  789. };
  790. /******************************************************************************
  791. *
  792. * uCode download functions
  793. *
  794. ******************************************************************************/
  795. static void iwl_free_fw_desc(struct pci_dev *pci_dev, struct fw_desc *desc)
  796. {
  797. if (desc->v_addr)
  798. dma_free_coherent(&pci_dev->dev, desc->len,
  799. desc->v_addr, desc->p_addr);
  800. desc->v_addr = NULL;
  801. desc->len = 0;
  802. }
  803. static void iwl_free_fw_img(struct pci_dev *pci_dev, struct fw_img *img)
  804. {
  805. iwl_free_fw_desc(pci_dev, &img->code);
  806. iwl_free_fw_desc(pci_dev, &img->data);
  807. }
  808. static int iwl_alloc_fw_desc(struct pci_dev *pci_dev, struct fw_desc *desc,
  809. const void *data, size_t len)
  810. {
  811. if (!len) {
  812. desc->v_addr = NULL;
  813. return -EINVAL;
  814. }
  815. desc->v_addr = dma_alloc_coherent(&pci_dev->dev, len,
  816. &desc->p_addr, GFP_KERNEL);
  817. if (!desc->v_addr)
  818. return -ENOMEM;
  819. desc->len = len;
  820. memcpy(desc->v_addr, data, len);
  821. return 0;
  822. }
  823. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  824. {
  825. iwl_free_fw_img(priv->pci_dev, &priv->ucode_rt);
  826. iwl_free_fw_img(priv->pci_dev, &priv->ucode_init);
  827. }
  828. struct iwlagn_ucode_capabilities {
  829. u32 max_probe_length;
  830. u32 standard_phy_calibration_size;
  831. u32 flags;
  832. };
  833. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  834. static int iwl_mac_setup_register(struct iwl_priv *priv,
  835. struct iwlagn_ucode_capabilities *capa);
  836. #define UCODE_EXPERIMENTAL_INDEX 100
  837. #define UCODE_EXPERIMENTAL_TAG "exp"
  838. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  839. {
  840. const char *name_pre = priv->cfg->fw_name_pre;
  841. char tag[8];
  842. if (first) {
  843. #ifdef CONFIG_IWLWIFI_DEBUG_EXPERIMENTAL_UCODE
  844. priv->fw_index = UCODE_EXPERIMENTAL_INDEX;
  845. strcpy(tag, UCODE_EXPERIMENTAL_TAG);
  846. } else if (priv->fw_index == UCODE_EXPERIMENTAL_INDEX) {
  847. #endif
  848. priv->fw_index = priv->cfg->ucode_api_max;
  849. sprintf(tag, "%d", priv->fw_index);
  850. } else {
  851. priv->fw_index--;
  852. sprintf(tag, "%d", priv->fw_index);
  853. }
  854. if (priv->fw_index < priv->cfg->ucode_api_min) {
  855. IWL_ERR(priv, "no suitable firmware found!\n");
  856. return -ENOENT;
  857. }
  858. sprintf(priv->firmware_name, "%s%s%s", name_pre, tag, ".ucode");
  859. IWL_DEBUG_INFO(priv, "attempting to load firmware %s'%s'\n",
  860. (priv->fw_index == UCODE_EXPERIMENTAL_INDEX)
  861. ? "EXPERIMENTAL " : "",
  862. priv->firmware_name);
  863. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  864. &priv->pci_dev->dev, GFP_KERNEL, priv,
  865. iwl_ucode_callback);
  866. }
  867. struct iwlagn_firmware_pieces {
  868. const void *inst, *data, *init, *init_data;
  869. size_t inst_size, data_size, init_size, init_data_size;
  870. u32 build;
  871. u32 init_evtlog_ptr, init_evtlog_size, init_errlog_ptr;
  872. u32 inst_evtlog_ptr, inst_evtlog_size, inst_errlog_ptr;
  873. };
  874. static int iwlagn_load_legacy_firmware(struct iwl_priv *priv,
  875. const struct firmware *ucode_raw,
  876. struct iwlagn_firmware_pieces *pieces)
  877. {
  878. struct iwl_ucode_header *ucode = (void *)ucode_raw->data;
  879. u32 api_ver, hdr_size;
  880. const u8 *src;
  881. priv->ucode_ver = le32_to_cpu(ucode->ver);
  882. api_ver = IWL_UCODE_API(priv->ucode_ver);
  883. switch (api_ver) {
  884. default:
  885. hdr_size = 28;
  886. if (ucode_raw->size < hdr_size) {
  887. IWL_ERR(priv, "File size too small!\n");
  888. return -EINVAL;
  889. }
  890. pieces->build = le32_to_cpu(ucode->u.v2.build);
  891. pieces->inst_size = le32_to_cpu(ucode->u.v2.inst_size);
  892. pieces->data_size = le32_to_cpu(ucode->u.v2.data_size);
  893. pieces->init_size = le32_to_cpu(ucode->u.v2.init_size);
  894. pieces->init_data_size = le32_to_cpu(ucode->u.v2.init_data_size);
  895. src = ucode->u.v2.data;
  896. break;
  897. case 0:
  898. case 1:
  899. case 2:
  900. hdr_size = 24;
  901. if (ucode_raw->size < hdr_size) {
  902. IWL_ERR(priv, "File size too small!\n");
  903. return -EINVAL;
  904. }
  905. pieces->build = 0;
  906. pieces->inst_size = le32_to_cpu(ucode->u.v1.inst_size);
  907. pieces->data_size = le32_to_cpu(ucode->u.v1.data_size);
  908. pieces->init_size = le32_to_cpu(ucode->u.v1.init_size);
  909. pieces->init_data_size = le32_to_cpu(ucode->u.v1.init_data_size);
  910. src = ucode->u.v1.data;
  911. break;
  912. }
  913. /* Verify size of file vs. image size info in file's header */
  914. if (ucode_raw->size != hdr_size + pieces->inst_size +
  915. pieces->data_size + pieces->init_size +
  916. pieces->init_data_size) {
  917. IWL_ERR(priv,
  918. "uCode file size %d does not match expected size\n",
  919. (int)ucode_raw->size);
  920. return -EINVAL;
  921. }
  922. pieces->inst = src;
  923. src += pieces->inst_size;
  924. pieces->data = src;
  925. src += pieces->data_size;
  926. pieces->init = src;
  927. src += pieces->init_size;
  928. pieces->init_data = src;
  929. src += pieces->init_data_size;
  930. return 0;
  931. }
  932. static int iwlagn_wanted_ucode_alternative = 1;
  933. static int iwlagn_load_firmware(struct iwl_priv *priv,
  934. const struct firmware *ucode_raw,
  935. struct iwlagn_firmware_pieces *pieces,
  936. struct iwlagn_ucode_capabilities *capa)
  937. {
  938. struct iwl_tlv_ucode_header *ucode = (void *)ucode_raw->data;
  939. struct iwl_ucode_tlv *tlv;
  940. size_t len = ucode_raw->size;
  941. const u8 *data;
  942. int wanted_alternative = iwlagn_wanted_ucode_alternative, tmp;
  943. u64 alternatives;
  944. u32 tlv_len;
  945. enum iwl_ucode_tlv_type tlv_type;
  946. const u8 *tlv_data;
  947. if (len < sizeof(*ucode)) {
  948. IWL_ERR(priv, "uCode has invalid length: %zd\n", len);
  949. return -EINVAL;
  950. }
  951. if (ucode->magic != cpu_to_le32(IWL_TLV_UCODE_MAGIC)) {
  952. IWL_ERR(priv, "invalid uCode magic: 0X%x\n",
  953. le32_to_cpu(ucode->magic));
  954. return -EINVAL;
  955. }
  956. /*
  957. * Check which alternatives are present, and "downgrade"
  958. * when the chosen alternative is not present, warning
  959. * the user when that happens. Some files may not have
  960. * any alternatives, so don't warn in that case.
  961. */
  962. alternatives = le64_to_cpu(ucode->alternatives);
  963. tmp = wanted_alternative;
  964. if (wanted_alternative > 63)
  965. wanted_alternative = 63;
  966. while (wanted_alternative && !(alternatives & BIT(wanted_alternative)))
  967. wanted_alternative--;
  968. if (wanted_alternative && wanted_alternative != tmp)
  969. IWL_WARN(priv,
  970. "uCode alternative %d not available, choosing %d\n",
  971. tmp, wanted_alternative);
  972. priv->ucode_ver = le32_to_cpu(ucode->ver);
  973. pieces->build = le32_to_cpu(ucode->build);
  974. data = ucode->data;
  975. len -= sizeof(*ucode);
  976. while (len >= sizeof(*tlv)) {
  977. u16 tlv_alt;
  978. len -= sizeof(*tlv);
  979. tlv = (void *)data;
  980. tlv_len = le32_to_cpu(tlv->length);
  981. tlv_type = le16_to_cpu(tlv->type);
  982. tlv_alt = le16_to_cpu(tlv->alternative);
  983. tlv_data = tlv->data;
  984. if (len < tlv_len) {
  985. IWL_ERR(priv, "invalid TLV len: %zd/%u\n",
  986. len, tlv_len);
  987. return -EINVAL;
  988. }
  989. len -= ALIGN(tlv_len, 4);
  990. data += sizeof(*tlv) + ALIGN(tlv_len, 4);
  991. /*
  992. * Alternative 0 is always valid.
  993. *
  994. * Skip alternative TLVs that are not selected.
  995. */
  996. if (tlv_alt != 0 && tlv_alt != wanted_alternative)
  997. continue;
  998. switch (tlv_type) {
  999. case IWL_UCODE_TLV_INST:
  1000. pieces->inst = tlv_data;
  1001. pieces->inst_size = tlv_len;
  1002. break;
  1003. case IWL_UCODE_TLV_DATA:
  1004. pieces->data = tlv_data;
  1005. pieces->data_size = tlv_len;
  1006. break;
  1007. case IWL_UCODE_TLV_INIT:
  1008. pieces->init = tlv_data;
  1009. pieces->init_size = tlv_len;
  1010. break;
  1011. case IWL_UCODE_TLV_INIT_DATA:
  1012. pieces->init_data = tlv_data;
  1013. pieces->init_data_size = tlv_len;
  1014. break;
  1015. case IWL_UCODE_TLV_BOOT:
  1016. IWL_ERR(priv, "Found unexpected BOOT ucode\n");
  1017. break;
  1018. case IWL_UCODE_TLV_PROBE_MAX_LEN:
  1019. if (tlv_len != sizeof(u32))
  1020. goto invalid_tlv_len;
  1021. capa->max_probe_length =
  1022. le32_to_cpup((__le32 *)tlv_data);
  1023. break;
  1024. case IWL_UCODE_TLV_PAN:
  1025. if (tlv_len)
  1026. goto invalid_tlv_len;
  1027. capa->flags |= IWL_UCODE_TLV_FLAGS_PAN;
  1028. break;
  1029. case IWL_UCODE_TLV_FLAGS:
  1030. /* must be at least one u32 */
  1031. if (tlv_len < sizeof(u32))
  1032. goto invalid_tlv_len;
  1033. /* and a proper number of u32s */
  1034. if (tlv_len % sizeof(u32))
  1035. goto invalid_tlv_len;
  1036. /*
  1037. * This driver only reads the first u32 as
  1038. * right now no more features are defined,
  1039. * if that changes then either the driver
  1040. * will not work with the new firmware, or
  1041. * it'll not take advantage of new features.
  1042. */
  1043. capa->flags = le32_to_cpup((__le32 *)tlv_data);
  1044. break;
  1045. case IWL_UCODE_TLV_INIT_EVTLOG_PTR:
  1046. if (tlv_len != sizeof(u32))
  1047. goto invalid_tlv_len;
  1048. pieces->init_evtlog_ptr =
  1049. le32_to_cpup((__le32 *)tlv_data);
  1050. break;
  1051. case IWL_UCODE_TLV_INIT_EVTLOG_SIZE:
  1052. if (tlv_len != sizeof(u32))
  1053. goto invalid_tlv_len;
  1054. pieces->init_evtlog_size =
  1055. le32_to_cpup((__le32 *)tlv_data);
  1056. break;
  1057. case IWL_UCODE_TLV_INIT_ERRLOG_PTR:
  1058. if (tlv_len != sizeof(u32))
  1059. goto invalid_tlv_len;
  1060. pieces->init_errlog_ptr =
  1061. le32_to_cpup((__le32 *)tlv_data);
  1062. break;
  1063. case IWL_UCODE_TLV_RUNT_EVTLOG_PTR:
  1064. if (tlv_len != sizeof(u32))
  1065. goto invalid_tlv_len;
  1066. pieces->inst_evtlog_ptr =
  1067. le32_to_cpup((__le32 *)tlv_data);
  1068. break;
  1069. case IWL_UCODE_TLV_RUNT_EVTLOG_SIZE:
  1070. if (tlv_len != sizeof(u32))
  1071. goto invalid_tlv_len;
  1072. pieces->inst_evtlog_size =
  1073. le32_to_cpup((__le32 *)tlv_data);
  1074. break;
  1075. case IWL_UCODE_TLV_RUNT_ERRLOG_PTR:
  1076. if (tlv_len != sizeof(u32))
  1077. goto invalid_tlv_len;
  1078. pieces->inst_errlog_ptr =
  1079. le32_to_cpup((__le32 *)tlv_data);
  1080. break;
  1081. case IWL_UCODE_TLV_ENHANCE_SENS_TBL:
  1082. if (tlv_len)
  1083. goto invalid_tlv_len;
  1084. priv->enhance_sensitivity_table = true;
  1085. break;
  1086. case IWL_UCODE_TLV_PHY_CALIBRATION_SIZE:
  1087. if (tlv_len != sizeof(u32))
  1088. goto invalid_tlv_len;
  1089. capa->standard_phy_calibration_size =
  1090. le32_to_cpup((__le32 *)tlv_data);
  1091. break;
  1092. default:
  1093. IWL_DEBUG_INFO(priv, "unknown TLV: %d\n", tlv_type);
  1094. break;
  1095. }
  1096. }
  1097. if (len) {
  1098. IWL_ERR(priv, "invalid TLV after parsing: %zd\n", len);
  1099. iwl_print_hex_dump(priv, IWL_DL_FW, (u8 *)data, len);
  1100. return -EINVAL;
  1101. }
  1102. return 0;
  1103. invalid_tlv_len:
  1104. IWL_ERR(priv, "TLV %d has invalid size: %u\n", tlv_type, tlv_len);
  1105. iwl_print_hex_dump(priv, IWL_DL_FW, tlv_data, tlv_len);
  1106. return -EINVAL;
  1107. }
  1108. /**
  1109. * iwl_ucode_callback - callback when firmware was loaded
  1110. *
  1111. * If loaded successfully, copies the firmware into buffers
  1112. * for the card to fetch (via DMA).
  1113. */
  1114. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1115. {
  1116. struct iwl_priv *priv = context;
  1117. struct iwl_ucode_header *ucode;
  1118. int err;
  1119. struct iwlagn_firmware_pieces pieces;
  1120. const unsigned int api_max = priv->cfg->ucode_api_max;
  1121. const unsigned int api_min = priv->cfg->ucode_api_min;
  1122. u32 api_ver;
  1123. char buildstr[25];
  1124. u32 build;
  1125. struct iwlagn_ucode_capabilities ucode_capa = {
  1126. .max_probe_length = 200,
  1127. .standard_phy_calibration_size =
  1128. IWL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE,
  1129. };
  1130. memset(&pieces, 0, sizeof(pieces));
  1131. if (!ucode_raw) {
  1132. if (priv->fw_index <= priv->cfg->ucode_api_max)
  1133. IWL_ERR(priv,
  1134. "request for firmware file '%s' failed.\n",
  1135. priv->firmware_name);
  1136. goto try_again;
  1137. }
  1138. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1139. priv->firmware_name, ucode_raw->size);
  1140. /* Make sure that we got at least the API version number */
  1141. if (ucode_raw->size < 4) {
  1142. IWL_ERR(priv, "File size way too small!\n");
  1143. goto try_again;
  1144. }
  1145. /* Data from ucode file: header followed by uCode images */
  1146. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1147. if (ucode->ver)
  1148. err = iwlagn_load_legacy_firmware(priv, ucode_raw, &pieces);
  1149. else
  1150. err = iwlagn_load_firmware(priv, ucode_raw, &pieces,
  1151. &ucode_capa);
  1152. if (err)
  1153. goto try_again;
  1154. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1155. build = pieces.build;
  1156. /*
  1157. * api_ver should match the api version forming part of the
  1158. * firmware filename ... but we don't check for that and only rely
  1159. * on the API version read from firmware header from here on forward
  1160. */
  1161. /* no api version check required for experimental uCode */
  1162. if (priv->fw_index != UCODE_EXPERIMENTAL_INDEX) {
  1163. if (api_ver < api_min || api_ver > api_max) {
  1164. IWL_ERR(priv,
  1165. "Driver unable to support your firmware API. "
  1166. "Driver supports v%u, firmware is v%u.\n",
  1167. api_max, api_ver);
  1168. goto try_again;
  1169. }
  1170. if (api_ver != api_max)
  1171. IWL_ERR(priv,
  1172. "Firmware has old API version. Expected v%u, "
  1173. "got v%u. New firmware can be obtained "
  1174. "from http://www.intellinuxwireless.org.\n",
  1175. api_max, api_ver);
  1176. }
  1177. if (build)
  1178. sprintf(buildstr, " build %u%s", build,
  1179. (priv->fw_index == UCODE_EXPERIMENTAL_INDEX)
  1180. ? " (EXP)" : "");
  1181. else
  1182. buildstr[0] = '\0';
  1183. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n",
  1184. IWL_UCODE_MAJOR(priv->ucode_ver),
  1185. IWL_UCODE_MINOR(priv->ucode_ver),
  1186. IWL_UCODE_API(priv->ucode_ver),
  1187. IWL_UCODE_SERIAL(priv->ucode_ver),
  1188. buildstr);
  1189. snprintf(priv->hw->wiphy->fw_version,
  1190. sizeof(priv->hw->wiphy->fw_version),
  1191. "%u.%u.%u.%u%s",
  1192. IWL_UCODE_MAJOR(priv->ucode_ver),
  1193. IWL_UCODE_MINOR(priv->ucode_ver),
  1194. IWL_UCODE_API(priv->ucode_ver),
  1195. IWL_UCODE_SERIAL(priv->ucode_ver),
  1196. buildstr);
  1197. /*
  1198. * For any of the failures below (before allocating pci memory)
  1199. * we will try to load a version with a smaller API -- maybe the
  1200. * user just got a corrupted version of the latest API.
  1201. */
  1202. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1203. priv->ucode_ver);
  1204. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %Zd\n",
  1205. pieces.inst_size);
  1206. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %Zd\n",
  1207. pieces.data_size);
  1208. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %Zd\n",
  1209. pieces.init_size);
  1210. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %Zd\n",
  1211. pieces.init_data_size);
  1212. /* Verify that uCode images will fit in card's SRAM */
  1213. if (pieces.inst_size > priv->hw_params.max_inst_size) {
  1214. IWL_ERR(priv, "uCode instr len %Zd too large to fit in\n",
  1215. pieces.inst_size);
  1216. goto try_again;
  1217. }
  1218. if (pieces.data_size > priv->hw_params.max_data_size) {
  1219. IWL_ERR(priv, "uCode data len %Zd too large to fit in\n",
  1220. pieces.data_size);
  1221. goto try_again;
  1222. }
  1223. if (pieces.init_size > priv->hw_params.max_inst_size) {
  1224. IWL_ERR(priv, "uCode init instr len %Zd too large to fit in\n",
  1225. pieces.init_size);
  1226. goto try_again;
  1227. }
  1228. if (pieces.init_data_size > priv->hw_params.max_data_size) {
  1229. IWL_ERR(priv, "uCode init data len %Zd too large to fit in\n",
  1230. pieces.init_data_size);
  1231. goto try_again;
  1232. }
  1233. /* Allocate ucode buffers for card's bus-master loading ... */
  1234. /* Runtime instructions and 2 copies of data:
  1235. * 1) unmodified from disk
  1236. * 2) backup cache for save/restore during power-downs */
  1237. if (iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_rt.code,
  1238. pieces.inst, pieces.inst_size))
  1239. goto err_pci_alloc;
  1240. if (iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_rt.data,
  1241. pieces.data, pieces.data_size))
  1242. goto err_pci_alloc;
  1243. /* Initialization instructions and data */
  1244. if (pieces.init_size && pieces.init_data_size) {
  1245. if (iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init.code,
  1246. pieces.init, pieces.init_size))
  1247. goto err_pci_alloc;
  1248. if (iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init.data,
  1249. pieces.init_data, pieces.init_data_size))
  1250. goto err_pci_alloc;
  1251. }
  1252. /* Now that we can no longer fail, copy information */
  1253. /*
  1254. * The (size - 16) / 12 formula is based on the information recorded
  1255. * for each event, which is of mode 1 (including timestamp) for all
  1256. * new microcodes that include this information.
  1257. */
  1258. priv->_agn.init_evtlog_ptr = pieces.init_evtlog_ptr;
  1259. if (pieces.init_evtlog_size)
  1260. priv->_agn.init_evtlog_size = (pieces.init_evtlog_size - 16)/12;
  1261. else
  1262. priv->_agn.init_evtlog_size =
  1263. priv->cfg->base_params->max_event_log_size;
  1264. priv->_agn.init_errlog_ptr = pieces.init_errlog_ptr;
  1265. priv->_agn.inst_evtlog_ptr = pieces.inst_evtlog_ptr;
  1266. if (pieces.inst_evtlog_size)
  1267. priv->_agn.inst_evtlog_size = (pieces.inst_evtlog_size - 16)/12;
  1268. else
  1269. priv->_agn.inst_evtlog_size =
  1270. priv->cfg->base_params->max_event_log_size;
  1271. priv->_agn.inst_errlog_ptr = pieces.inst_errlog_ptr;
  1272. priv->new_scan_threshold_behaviour =
  1273. !!(ucode_capa.flags & IWL_UCODE_TLV_FLAGS_NEWSCAN);
  1274. if ((priv->cfg->sku & EEPROM_SKU_CAP_IPAN_ENABLE) &&
  1275. (ucode_capa.flags & IWL_UCODE_TLV_FLAGS_PAN)) {
  1276. priv->valid_contexts |= BIT(IWL_RXON_CTX_PAN);
  1277. priv->sta_key_max_num = STA_KEY_MAX_NUM_PAN;
  1278. } else
  1279. priv->sta_key_max_num = STA_KEY_MAX_NUM;
  1280. if (priv->valid_contexts != BIT(IWL_RXON_CTX_BSS))
  1281. priv->cmd_queue = IWL_IPAN_CMD_QUEUE_NUM;
  1282. else
  1283. priv->cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM;
  1284. /*
  1285. * figure out the offset of chain noise reset and gain commands
  1286. * base on the size of standard phy calibration commands table size
  1287. */
  1288. if (ucode_capa.standard_phy_calibration_size >
  1289. IWL_MAX_PHY_CALIBRATE_TBL_SIZE)
  1290. ucode_capa.standard_phy_calibration_size =
  1291. IWL_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE;
  1292. priv->_agn.phy_calib_chain_noise_reset_cmd =
  1293. ucode_capa.standard_phy_calibration_size;
  1294. priv->_agn.phy_calib_chain_noise_gain_cmd =
  1295. ucode_capa.standard_phy_calibration_size + 1;
  1296. /**************************************************
  1297. * This is still part of probe() in a sense...
  1298. *
  1299. * 9. Setup and register with mac80211 and debugfs
  1300. **************************************************/
  1301. err = iwl_mac_setup_register(priv, &ucode_capa);
  1302. if (err)
  1303. goto out_unbind;
  1304. err = iwl_dbgfs_register(priv, DRV_NAME);
  1305. if (err)
  1306. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1307. err = sysfs_create_group(&priv->pci_dev->dev.kobj,
  1308. &iwl_attribute_group);
  1309. if (err) {
  1310. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  1311. goto out_unbind;
  1312. }
  1313. /* We have our copies now, allow OS release its copies */
  1314. release_firmware(ucode_raw);
  1315. complete(&priv->_agn.firmware_loading_complete);
  1316. return;
  1317. try_again:
  1318. /* try next, if any */
  1319. if (iwl_request_firmware(priv, false))
  1320. goto out_unbind;
  1321. release_firmware(ucode_raw);
  1322. return;
  1323. err_pci_alloc:
  1324. IWL_ERR(priv, "failed to allocate pci memory\n");
  1325. iwl_dealloc_ucode_pci(priv);
  1326. out_unbind:
  1327. complete(&priv->_agn.firmware_loading_complete);
  1328. device_release_driver(&priv->pci_dev->dev);
  1329. release_firmware(ucode_raw);
  1330. }
  1331. static const char *desc_lookup_text[] = {
  1332. "OK",
  1333. "FAIL",
  1334. "BAD_PARAM",
  1335. "BAD_CHECKSUM",
  1336. "NMI_INTERRUPT_WDG",
  1337. "SYSASSERT",
  1338. "FATAL_ERROR",
  1339. "BAD_COMMAND",
  1340. "HW_ERROR_TUNE_LOCK",
  1341. "HW_ERROR_TEMPERATURE",
  1342. "ILLEGAL_CHAN_FREQ",
  1343. "VCC_NOT_STABLE",
  1344. "FH_ERROR",
  1345. "NMI_INTERRUPT_HOST",
  1346. "NMI_INTERRUPT_ACTION_PT",
  1347. "NMI_INTERRUPT_UNKNOWN",
  1348. "UCODE_VERSION_MISMATCH",
  1349. "HW_ERROR_ABS_LOCK",
  1350. "HW_ERROR_CAL_LOCK_FAIL",
  1351. "NMI_INTERRUPT_INST_ACTION_PT",
  1352. "NMI_INTERRUPT_DATA_ACTION_PT",
  1353. "NMI_TRM_HW_ER",
  1354. "NMI_INTERRUPT_TRM",
  1355. "NMI_INTERRUPT_BREAK_POINT"
  1356. "DEBUG_0",
  1357. "DEBUG_1",
  1358. "DEBUG_2",
  1359. "DEBUG_3",
  1360. };
  1361. static struct { char *name; u8 num; } advanced_lookup[] = {
  1362. { "NMI_INTERRUPT_WDG", 0x34 },
  1363. { "SYSASSERT", 0x35 },
  1364. { "UCODE_VERSION_MISMATCH", 0x37 },
  1365. { "BAD_COMMAND", 0x38 },
  1366. { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C },
  1367. { "FATAL_ERROR", 0x3D },
  1368. { "NMI_TRM_HW_ERR", 0x46 },
  1369. { "NMI_INTERRUPT_TRM", 0x4C },
  1370. { "NMI_INTERRUPT_BREAK_POINT", 0x54 },
  1371. { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C },
  1372. { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 },
  1373. { "NMI_INTERRUPT_HOST", 0x66 },
  1374. { "NMI_INTERRUPT_ACTION_PT", 0x7C },
  1375. { "NMI_INTERRUPT_UNKNOWN", 0x84 },
  1376. { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 },
  1377. { "ADVANCED_SYSASSERT", 0 },
  1378. };
  1379. static const char *desc_lookup(u32 num)
  1380. {
  1381. int i;
  1382. int max = ARRAY_SIZE(desc_lookup_text);
  1383. if (num < max)
  1384. return desc_lookup_text[num];
  1385. max = ARRAY_SIZE(advanced_lookup) - 1;
  1386. for (i = 0; i < max; i++) {
  1387. if (advanced_lookup[i].num == num)
  1388. break;
  1389. }
  1390. return advanced_lookup[i].name;
  1391. }
  1392. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1393. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1394. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1395. {
  1396. u32 base;
  1397. struct iwl_error_event_table table;
  1398. base = priv->device_pointers.error_event_table;
  1399. if (priv->ucode_type == IWL_UCODE_INIT) {
  1400. if (!base)
  1401. base = priv->_agn.init_errlog_ptr;
  1402. } else {
  1403. if (!base)
  1404. base = priv->_agn.inst_errlog_ptr;
  1405. }
  1406. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1407. IWL_ERR(priv,
  1408. "Not valid error log pointer 0x%08X for %s uCode\n",
  1409. base,
  1410. (priv->ucode_type == IWL_UCODE_INIT)
  1411. ? "Init" : "RT");
  1412. return;
  1413. }
  1414. iwl_read_targ_mem_words(priv, base, &table, sizeof(table));
  1415. if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) {
  1416. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1417. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1418. priv->status, table.valid);
  1419. }
  1420. priv->isr_stats.err_code = table.error_id;
  1421. trace_iwlwifi_dev_ucode_error(priv, table.error_id, table.tsf_low,
  1422. table.data1, table.data2, table.line,
  1423. table.blink1, table.blink2, table.ilink1,
  1424. table.ilink2, table.bcon_time, table.gp1,
  1425. table.gp2, table.gp3, table.ucode_ver,
  1426. table.hw_ver, table.brd_ver);
  1427. IWL_ERR(priv, "0x%08X | %-28s\n", table.error_id,
  1428. desc_lookup(table.error_id));
  1429. IWL_ERR(priv, "0x%08X | uPc\n", table.pc);
  1430. IWL_ERR(priv, "0x%08X | branchlink1\n", table.blink1);
  1431. IWL_ERR(priv, "0x%08X | branchlink2\n", table.blink2);
  1432. IWL_ERR(priv, "0x%08X | interruptlink1\n", table.ilink1);
  1433. IWL_ERR(priv, "0x%08X | interruptlink2\n", table.ilink2);
  1434. IWL_ERR(priv, "0x%08X | data1\n", table.data1);
  1435. IWL_ERR(priv, "0x%08X | data2\n", table.data2);
  1436. IWL_ERR(priv, "0x%08X | line\n", table.line);
  1437. IWL_ERR(priv, "0x%08X | beacon time\n", table.bcon_time);
  1438. IWL_ERR(priv, "0x%08X | tsf low\n", table.tsf_low);
  1439. IWL_ERR(priv, "0x%08X | tsf hi\n", table.tsf_hi);
  1440. IWL_ERR(priv, "0x%08X | time gp1\n", table.gp1);
  1441. IWL_ERR(priv, "0x%08X | time gp2\n", table.gp2);
  1442. IWL_ERR(priv, "0x%08X | time gp3\n", table.gp3);
  1443. IWL_ERR(priv, "0x%08X | uCode version\n", table.ucode_ver);
  1444. IWL_ERR(priv, "0x%08X | hw version\n", table.hw_ver);
  1445. IWL_ERR(priv, "0x%08X | board version\n", table.brd_ver);
  1446. IWL_ERR(priv, "0x%08X | hcmd\n", table.hcmd);
  1447. }
  1448. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1449. /**
  1450. * iwl_print_event_log - Dump error event log to syslog
  1451. *
  1452. */
  1453. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1454. u32 num_events, u32 mode,
  1455. int pos, char **buf, size_t bufsz)
  1456. {
  1457. u32 i;
  1458. u32 base; /* SRAM byte address of event log header */
  1459. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1460. u32 ptr; /* SRAM byte address of log data */
  1461. u32 ev, time, data; /* event log data */
  1462. unsigned long reg_flags;
  1463. if (num_events == 0)
  1464. return pos;
  1465. base = priv->device_pointers.log_event_table;
  1466. if (priv->ucode_type == IWL_UCODE_INIT) {
  1467. if (!base)
  1468. base = priv->_agn.init_evtlog_ptr;
  1469. } else {
  1470. if (!base)
  1471. base = priv->_agn.inst_evtlog_ptr;
  1472. }
  1473. if (mode == 0)
  1474. event_size = 2 * sizeof(u32);
  1475. else
  1476. event_size = 3 * sizeof(u32);
  1477. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1478. /* Make sure device is powered up for SRAM reads */
  1479. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1480. iwl_grab_nic_access(priv);
  1481. /* Set starting address; reads will auto-increment */
  1482. iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1483. rmb();
  1484. /* "time" is actually "data" for mode 0 (no timestamp).
  1485. * place event id # at far right for easier visual parsing. */
  1486. for (i = 0; i < num_events; i++) {
  1487. ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1488. time = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1489. if (mode == 0) {
  1490. /* data, ev */
  1491. if (bufsz) {
  1492. pos += scnprintf(*buf + pos, bufsz - pos,
  1493. "EVT_LOG:0x%08x:%04u\n",
  1494. time, ev);
  1495. } else {
  1496. trace_iwlwifi_dev_ucode_event(priv, 0,
  1497. time, ev);
  1498. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1499. time, ev);
  1500. }
  1501. } else {
  1502. data = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1503. if (bufsz) {
  1504. pos += scnprintf(*buf + pos, bufsz - pos,
  1505. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1506. time, data, ev);
  1507. } else {
  1508. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1509. time, data, ev);
  1510. trace_iwlwifi_dev_ucode_event(priv, time,
  1511. data, ev);
  1512. }
  1513. }
  1514. }
  1515. /* Allow device to power down */
  1516. iwl_release_nic_access(priv);
  1517. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1518. return pos;
  1519. }
  1520. /**
  1521. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1522. */
  1523. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1524. u32 num_wraps, u32 next_entry,
  1525. u32 size, u32 mode,
  1526. int pos, char **buf, size_t bufsz)
  1527. {
  1528. /*
  1529. * display the newest DEFAULT_LOG_ENTRIES entries
  1530. * i.e the entries just before the next ont that uCode would fill.
  1531. */
  1532. if (num_wraps) {
  1533. if (next_entry < size) {
  1534. pos = iwl_print_event_log(priv,
  1535. capacity - (size - next_entry),
  1536. size - next_entry, mode,
  1537. pos, buf, bufsz);
  1538. pos = iwl_print_event_log(priv, 0,
  1539. next_entry, mode,
  1540. pos, buf, bufsz);
  1541. } else
  1542. pos = iwl_print_event_log(priv, next_entry - size,
  1543. size, mode, pos, buf, bufsz);
  1544. } else {
  1545. if (next_entry < size) {
  1546. pos = iwl_print_event_log(priv, 0, next_entry,
  1547. mode, pos, buf, bufsz);
  1548. } else {
  1549. pos = iwl_print_event_log(priv, next_entry - size,
  1550. size, mode, pos, buf, bufsz);
  1551. }
  1552. }
  1553. return pos;
  1554. }
  1555. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1556. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1557. char **buf, bool display)
  1558. {
  1559. u32 base; /* SRAM byte address of event log header */
  1560. u32 capacity; /* event log capacity in # entries */
  1561. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1562. u32 num_wraps; /* # times uCode wrapped to top of log */
  1563. u32 next_entry; /* index of next entry to be written by uCode */
  1564. u32 size; /* # entries that we'll print */
  1565. u32 logsize;
  1566. int pos = 0;
  1567. size_t bufsz = 0;
  1568. base = priv->device_pointers.log_event_table;
  1569. if (priv->ucode_type == IWL_UCODE_INIT) {
  1570. logsize = priv->_agn.init_evtlog_size;
  1571. if (!base)
  1572. base = priv->_agn.init_evtlog_ptr;
  1573. } else {
  1574. logsize = priv->_agn.inst_evtlog_size;
  1575. if (!base)
  1576. base = priv->_agn.inst_evtlog_ptr;
  1577. }
  1578. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1579. IWL_ERR(priv,
  1580. "Invalid event log pointer 0x%08X for %s uCode\n",
  1581. base,
  1582. (priv->ucode_type == IWL_UCODE_INIT)
  1583. ? "Init" : "RT");
  1584. return -EINVAL;
  1585. }
  1586. /* event log header */
  1587. capacity = iwl_read_targ_mem(priv, base);
  1588. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1589. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1590. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1591. if (capacity > logsize) {
  1592. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1593. capacity, logsize);
  1594. capacity = logsize;
  1595. }
  1596. if (next_entry > logsize) {
  1597. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1598. next_entry, logsize);
  1599. next_entry = logsize;
  1600. }
  1601. size = num_wraps ? capacity : next_entry;
  1602. /* bail out if nothing in log */
  1603. if (size == 0) {
  1604. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1605. return pos;
  1606. }
  1607. /* enable/disable bt channel inhibition */
  1608. priv->bt_ch_announce = iwlagn_bt_ch_announce;
  1609. #ifdef CONFIG_IWLWIFI_DEBUG
  1610. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1611. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1612. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1613. #else
  1614. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1615. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1616. #endif
  1617. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1618. size);
  1619. #ifdef CONFIG_IWLWIFI_DEBUG
  1620. if (display) {
  1621. if (full_log)
  1622. bufsz = capacity * 48;
  1623. else
  1624. bufsz = size * 48;
  1625. *buf = kmalloc(bufsz, GFP_KERNEL);
  1626. if (!*buf)
  1627. return -ENOMEM;
  1628. }
  1629. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1630. /*
  1631. * if uCode has wrapped back to top of log,
  1632. * start at the oldest entry,
  1633. * i.e the next one that uCode would fill.
  1634. */
  1635. if (num_wraps)
  1636. pos = iwl_print_event_log(priv, next_entry,
  1637. capacity - next_entry, mode,
  1638. pos, buf, bufsz);
  1639. /* (then/else) start at top of log */
  1640. pos = iwl_print_event_log(priv, 0,
  1641. next_entry, mode, pos, buf, bufsz);
  1642. } else
  1643. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1644. next_entry, size, mode,
  1645. pos, buf, bufsz);
  1646. #else
  1647. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1648. next_entry, size, mode,
  1649. pos, buf, bufsz);
  1650. #endif
  1651. return pos;
  1652. }
  1653. static void iwl_rf_kill_ct_config(struct iwl_priv *priv)
  1654. {
  1655. struct iwl_ct_kill_config cmd;
  1656. struct iwl_ct_kill_throttling_config adv_cmd;
  1657. unsigned long flags;
  1658. int ret = 0;
  1659. spin_lock_irqsave(&priv->lock, flags);
  1660. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1661. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  1662. spin_unlock_irqrestore(&priv->lock, flags);
  1663. priv->thermal_throttle.ct_kill_toggle = false;
  1664. if (priv->cfg->base_params->support_ct_kill_exit) {
  1665. adv_cmd.critical_temperature_enter =
  1666. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1667. adv_cmd.critical_temperature_exit =
  1668. cpu_to_le32(priv->hw_params.ct_kill_exit_threshold);
  1669. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1670. sizeof(adv_cmd), &adv_cmd);
  1671. if (ret)
  1672. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1673. else
  1674. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1675. "succeeded, "
  1676. "critical temperature enter is %d,"
  1677. "exit is %d\n",
  1678. priv->hw_params.ct_kill_threshold,
  1679. priv->hw_params.ct_kill_exit_threshold);
  1680. } else {
  1681. cmd.critical_temperature_R =
  1682. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1683. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1684. sizeof(cmd), &cmd);
  1685. if (ret)
  1686. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1687. else
  1688. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1689. "succeeded, "
  1690. "critical temperature is %d\n",
  1691. priv->hw_params.ct_kill_threshold);
  1692. }
  1693. }
  1694. static int iwlagn_send_calib_cfg_rt(struct iwl_priv *priv, u32 cfg)
  1695. {
  1696. struct iwl_calib_cfg_cmd calib_cfg_cmd;
  1697. struct iwl_host_cmd cmd = {
  1698. .id = CALIBRATION_CFG_CMD,
  1699. .len = { sizeof(struct iwl_calib_cfg_cmd), },
  1700. .data = { &calib_cfg_cmd, },
  1701. };
  1702. memset(&calib_cfg_cmd, 0, sizeof(calib_cfg_cmd));
  1703. calib_cfg_cmd.ucd_calib_cfg.once.is_enable = IWL_CALIB_INIT_CFG_ALL;
  1704. calib_cfg_cmd.ucd_calib_cfg.once.start = cpu_to_le32(cfg);
  1705. return iwl_send_cmd(priv, &cmd);
  1706. }
  1707. /**
  1708. * iwl_alive_start - called after REPLY_ALIVE notification received
  1709. * from protocol/runtime uCode (initialization uCode's
  1710. * Alive gets handled by iwl_init_alive_start()).
  1711. */
  1712. int iwl_alive_start(struct iwl_priv *priv)
  1713. {
  1714. int ret = 0;
  1715. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  1716. iwl_reset_ict(priv);
  1717. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1718. /* After the ALIVE response, we can send host commands to the uCode */
  1719. set_bit(STATUS_ALIVE, &priv->status);
  1720. /* Enable watchdog to monitor the driver tx queues */
  1721. iwl_setup_watchdog(priv);
  1722. if (iwl_is_rfkill(priv))
  1723. return -ERFKILL;
  1724. /* download priority table before any calibration request */
  1725. if (priv->cfg->bt_params &&
  1726. priv->cfg->bt_params->advanced_bt_coexist) {
  1727. /* Configure Bluetooth device coexistence support */
  1728. priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK;
  1729. priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT;
  1730. priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT;
  1731. priv->cfg->ops->hcmd->send_bt_config(priv);
  1732. priv->bt_valid = IWLAGN_BT_VALID_ENABLE_FLAGS;
  1733. iwlagn_send_prio_tbl(priv);
  1734. /* FIXME: w/a to force change uCode BT state machine */
  1735. ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_OPEN,
  1736. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  1737. if (ret)
  1738. return ret;
  1739. ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_CLOSE,
  1740. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  1741. if (ret)
  1742. return ret;
  1743. }
  1744. if (priv->hw_params.calib_rt_cfg)
  1745. iwlagn_send_calib_cfg_rt(priv, priv->hw_params.calib_rt_cfg);
  1746. ieee80211_wake_queues(priv->hw);
  1747. priv->active_rate = IWL_RATES_MASK;
  1748. /* Configure Tx antenna selection based on H/W config */
  1749. if (priv->cfg->ops->hcmd->set_tx_ant)
  1750. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  1751. if (iwl_is_associated_ctx(ctx)) {
  1752. struct iwl_rxon_cmd *active_rxon =
  1753. (struct iwl_rxon_cmd *)&ctx->active;
  1754. /* apply any changes in staging */
  1755. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1756. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1757. } else {
  1758. struct iwl_rxon_context *tmp;
  1759. /* Initialize our rx_config data */
  1760. for_each_context(priv, tmp)
  1761. iwl_connection_init_rx_config(priv, tmp);
  1762. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1763. priv->cfg->ops->hcmd->set_rxon_chain(priv, ctx);
  1764. }
  1765. if (!priv->cfg->bt_params || (priv->cfg->bt_params &&
  1766. !priv->cfg->bt_params->advanced_bt_coexist)) {
  1767. /*
  1768. * default is 2-wire BT coexexistence support
  1769. */
  1770. priv->cfg->ops->hcmd->send_bt_config(priv);
  1771. }
  1772. iwl_reset_run_time_calib(priv);
  1773. set_bit(STATUS_READY, &priv->status);
  1774. /* Configure the adapter for unassociated operation */
  1775. ret = iwlagn_commit_rxon(priv, ctx);
  1776. if (ret)
  1777. return ret;
  1778. /* At this point, the NIC is initialized and operational */
  1779. iwl_rf_kill_ct_config(priv);
  1780. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1781. return iwl_power_update_mode(priv, true);
  1782. }
  1783. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1784. static void __iwl_down(struct iwl_priv *priv)
  1785. {
  1786. int exit_pending;
  1787. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1788. iwl_scan_cancel_timeout(priv, 200);
  1789. exit_pending = test_and_set_bit(STATUS_EXIT_PENDING, &priv->status);
  1790. /* Stop TX queues watchdog. We need to have STATUS_EXIT_PENDING bit set
  1791. * to prevent rearm timer */
  1792. del_timer_sync(&priv->watchdog);
  1793. iwl_clear_ucode_stations(priv, NULL);
  1794. iwl_dealloc_bcast_stations(priv);
  1795. iwl_clear_driver_stations(priv);
  1796. /* reset BT coex data */
  1797. priv->bt_status = 0;
  1798. if (priv->cfg->bt_params)
  1799. priv->bt_traffic_load =
  1800. priv->cfg->bt_params->bt_init_traffic_load;
  1801. else
  1802. priv->bt_traffic_load = 0;
  1803. priv->bt_full_concurrent = false;
  1804. priv->bt_ci_compliance = 0;
  1805. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1806. * exiting the module */
  1807. if (!exit_pending)
  1808. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1809. if (priv->mac80211_registered)
  1810. ieee80211_stop_queues(priv->hw);
  1811. /* Clear out all status bits but a few that are stable across reset */
  1812. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1813. STATUS_RF_KILL_HW |
  1814. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1815. STATUS_GEO_CONFIGURED |
  1816. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1817. STATUS_FW_ERROR |
  1818. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1819. STATUS_EXIT_PENDING;
  1820. iwlagn_stop_device(priv);
  1821. dev_kfree_skb(priv->beacon_skb);
  1822. priv->beacon_skb = NULL;
  1823. }
  1824. static void iwl_down(struct iwl_priv *priv)
  1825. {
  1826. mutex_lock(&priv->mutex);
  1827. __iwl_down(priv);
  1828. mutex_unlock(&priv->mutex);
  1829. iwl_cancel_deferred_work(priv);
  1830. }
  1831. #define HW_READY_TIMEOUT (50)
  1832. /* Note: returns poll_bit return value, which is >= 0 if success */
  1833. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1834. {
  1835. int ret;
  1836. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1837. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1838. /* See if we got it */
  1839. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1840. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1841. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1842. HW_READY_TIMEOUT);
  1843. IWL_DEBUG_INFO(priv, "hardware%s ready\n", ret < 0 ? " not" : "");
  1844. return ret;
  1845. }
  1846. /* Note: returns standard 0/-ERROR code */
  1847. int iwl_prepare_card_hw(struct iwl_priv *priv)
  1848. {
  1849. int ret;
  1850. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  1851. ret = iwl_set_hw_ready(priv);
  1852. if (ret >= 0)
  1853. return 0;
  1854. /* If HW is not ready, prepare the conditions to check again */
  1855. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1856. CSR_HW_IF_CONFIG_REG_PREPARE);
  1857. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1858. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1859. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1860. if (ret < 0)
  1861. return ret;
  1862. /* HW should be ready by now, check again. */
  1863. ret = iwl_set_hw_ready(priv);
  1864. if (ret >= 0)
  1865. return 0;
  1866. return ret;
  1867. }
  1868. #define MAX_HW_RESTARTS 5
  1869. static int __iwl_up(struct iwl_priv *priv)
  1870. {
  1871. struct iwl_rxon_context *ctx;
  1872. int ret;
  1873. lockdep_assert_held(&priv->mutex);
  1874. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1875. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1876. return -EIO;
  1877. }
  1878. for_each_context(priv, ctx) {
  1879. ret = iwlagn_alloc_bcast_station(priv, ctx);
  1880. if (ret) {
  1881. iwl_dealloc_bcast_stations(priv);
  1882. return ret;
  1883. }
  1884. }
  1885. ret = iwlagn_run_init_ucode(priv);
  1886. if (ret) {
  1887. IWL_ERR(priv, "Failed to run INIT ucode: %d\n", ret);
  1888. goto error;
  1889. }
  1890. ret = iwlagn_load_ucode_wait_alive(priv,
  1891. &priv->ucode_rt,
  1892. IWL_UCODE_REGULAR);
  1893. if (ret) {
  1894. IWL_ERR(priv, "Failed to start RT ucode: %d\n", ret);
  1895. goto error;
  1896. }
  1897. ret = iwl_alive_start(priv);
  1898. if (ret)
  1899. goto error;
  1900. return 0;
  1901. error:
  1902. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1903. __iwl_down(priv);
  1904. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1905. IWL_ERR(priv, "Unable to initialize device.\n");
  1906. return ret;
  1907. }
  1908. /*****************************************************************************
  1909. *
  1910. * Workqueue callbacks
  1911. *
  1912. *****************************************************************************/
  1913. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1914. {
  1915. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1916. run_time_calib_work);
  1917. mutex_lock(&priv->mutex);
  1918. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1919. test_bit(STATUS_SCANNING, &priv->status)) {
  1920. mutex_unlock(&priv->mutex);
  1921. return;
  1922. }
  1923. if (priv->start_calib) {
  1924. iwl_chain_noise_calibration(priv);
  1925. iwl_sensitivity_calibration(priv);
  1926. }
  1927. mutex_unlock(&priv->mutex);
  1928. }
  1929. static void iwlagn_prepare_restart(struct iwl_priv *priv)
  1930. {
  1931. struct iwl_rxon_context *ctx;
  1932. bool bt_full_concurrent;
  1933. u8 bt_ci_compliance;
  1934. u8 bt_load;
  1935. u8 bt_status;
  1936. lockdep_assert_held(&priv->mutex);
  1937. for_each_context(priv, ctx)
  1938. ctx->vif = NULL;
  1939. priv->is_open = 0;
  1940. /*
  1941. * __iwl_down() will clear the BT status variables,
  1942. * which is correct, but when we restart we really
  1943. * want to keep them so restore them afterwards.
  1944. *
  1945. * The restart process will later pick them up and
  1946. * re-configure the hw when we reconfigure the BT
  1947. * command.
  1948. */
  1949. bt_full_concurrent = priv->bt_full_concurrent;
  1950. bt_ci_compliance = priv->bt_ci_compliance;
  1951. bt_load = priv->bt_traffic_load;
  1952. bt_status = priv->bt_status;
  1953. __iwl_down(priv);
  1954. priv->bt_full_concurrent = bt_full_concurrent;
  1955. priv->bt_ci_compliance = bt_ci_compliance;
  1956. priv->bt_traffic_load = bt_load;
  1957. priv->bt_status = bt_status;
  1958. }
  1959. static void iwl_bg_restart(struct work_struct *data)
  1960. {
  1961. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1962. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1963. return;
  1964. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  1965. mutex_lock(&priv->mutex);
  1966. iwlagn_prepare_restart(priv);
  1967. mutex_unlock(&priv->mutex);
  1968. iwl_cancel_deferred_work(priv);
  1969. ieee80211_restart_hw(priv->hw);
  1970. } else {
  1971. WARN_ON(1);
  1972. }
  1973. }
  1974. static void iwl_bg_rx_replenish(struct work_struct *data)
  1975. {
  1976. struct iwl_priv *priv =
  1977. container_of(data, struct iwl_priv, rx_replenish);
  1978. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1979. return;
  1980. mutex_lock(&priv->mutex);
  1981. iwlagn_rx_replenish(priv);
  1982. mutex_unlock(&priv->mutex);
  1983. }
  1984. static int iwl_mac_offchannel_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
  1985. struct ieee80211_channel *chan,
  1986. enum nl80211_channel_type channel_type,
  1987. unsigned int wait)
  1988. {
  1989. struct iwl_priv *priv = hw->priv;
  1990. int ret;
  1991. /* Not supported if we don't have PAN */
  1992. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN))) {
  1993. ret = -EOPNOTSUPP;
  1994. goto free;
  1995. }
  1996. /* Not supported on pre-P2P firmware */
  1997. if (!(priv->contexts[IWL_RXON_CTX_PAN].interface_modes &
  1998. BIT(NL80211_IFTYPE_P2P_CLIENT))) {
  1999. ret = -EOPNOTSUPP;
  2000. goto free;
  2001. }
  2002. mutex_lock(&priv->mutex);
  2003. if (!priv->contexts[IWL_RXON_CTX_PAN].is_active) {
  2004. /*
  2005. * If the PAN context is free, use the normal
  2006. * way of doing remain-on-channel offload + TX.
  2007. */
  2008. ret = 1;
  2009. goto out;
  2010. }
  2011. /* TODO: queue up if scanning? */
  2012. if (test_bit(STATUS_SCANNING, &priv->status) ||
  2013. priv->_agn.offchan_tx_skb) {
  2014. ret = -EBUSY;
  2015. goto out;
  2016. }
  2017. /*
  2018. * max_scan_ie_len doesn't include the blank SSID or the header,
  2019. * so need to add that again here.
  2020. */
  2021. if (skb->len > hw->wiphy->max_scan_ie_len + 24 + 2) {
  2022. ret = -ENOBUFS;
  2023. goto out;
  2024. }
  2025. priv->_agn.offchan_tx_skb = skb;
  2026. priv->_agn.offchan_tx_timeout = wait;
  2027. priv->_agn.offchan_tx_chan = chan;
  2028. ret = iwl_scan_initiate(priv, priv->contexts[IWL_RXON_CTX_PAN].vif,
  2029. IWL_SCAN_OFFCH_TX, chan->band);
  2030. if (ret)
  2031. priv->_agn.offchan_tx_skb = NULL;
  2032. out:
  2033. mutex_unlock(&priv->mutex);
  2034. free:
  2035. if (ret < 0)
  2036. kfree_skb(skb);
  2037. return ret;
  2038. }
  2039. static int iwl_mac_offchannel_tx_cancel_wait(struct ieee80211_hw *hw)
  2040. {
  2041. struct iwl_priv *priv = hw->priv;
  2042. int ret;
  2043. mutex_lock(&priv->mutex);
  2044. if (!priv->_agn.offchan_tx_skb) {
  2045. ret = -EINVAL;
  2046. goto unlock;
  2047. }
  2048. priv->_agn.offchan_tx_skb = NULL;
  2049. ret = iwl_scan_cancel_timeout(priv, 200);
  2050. if (ret)
  2051. ret = -EIO;
  2052. unlock:
  2053. mutex_unlock(&priv->mutex);
  2054. return ret;
  2055. }
  2056. /*****************************************************************************
  2057. *
  2058. * mac80211 entry point functions
  2059. *
  2060. *****************************************************************************/
  2061. static const struct ieee80211_iface_limit iwlagn_sta_ap_limits[] = {
  2062. {
  2063. .max = 1,
  2064. .types = BIT(NL80211_IFTYPE_STATION),
  2065. },
  2066. {
  2067. .max = 1,
  2068. .types = BIT(NL80211_IFTYPE_AP),
  2069. },
  2070. };
  2071. static const struct ieee80211_iface_limit iwlagn_2sta_limits[] = {
  2072. {
  2073. .max = 2,
  2074. .types = BIT(NL80211_IFTYPE_STATION),
  2075. },
  2076. };
  2077. static const struct ieee80211_iface_limit iwlagn_p2p_sta_go_limits[] = {
  2078. {
  2079. .max = 1,
  2080. .types = BIT(NL80211_IFTYPE_STATION),
  2081. },
  2082. {
  2083. .max = 1,
  2084. .types = BIT(NL80211_IFTYPE_P2P_GO) |
  2085. BIT(NL80211_IFTYPE_AP),
  2086. },
  2087. };
  2088. static const struct ieee80211_iface_limit iwlagn_p2p_2sta_limits[] = {
  2089. {
  2090. .max = 2,
  2091. .types = BIT(NL80211_IFTYPE_STATION),
  2092. },
  2093. {
  2094. .max = 1,
  2095. .types = BIT(NL80211_IFTYPE_P2P_CLIENT),
  2096. },
  2097. };
  2098. static const struct ieee80211_iface_combination
  2099. iwlagn_iface_combinations_dualmode[] = {
  2100. { .num_different_channels = 1,
  2101. .max_interfaces = 2,
  2102. .beacon_int_infra_match = true,
  2103. .limits = iwlagn_sta_ap_limits,
  2104. .n_limits = ARRAY_SIZE(iwlagn_sta_ap_limits),
  2105. },
  2106. { .num_different_channels = 1,
  2107. .max_interfaces = 2,
  2108. .limits = iwlagn_2sta_limits,
  2109. .n_limits = ARRAY_SIZE(iwlagn_2sta_limits),
  2110. },
  2111. };
  2112. static const struct ieee80211_iface_combination
  2113. iwlagn_iface_combinations_p2p[] = {
  2114. { .num_different_channels = 1,
  2115. .max_interfaces = 2,
  2116. .beacon_int_infra_match = true,
  2117. .limits = iwlagn_p2p_sta_go_limits,
  2118. .n_limits = ARRAY_SIZE(iwlagn_p2p_sta_go_limits),
  2119. },
  2120. { .num_different_channels = 1,
  2121. .max_interfaces = 2,
  2122. .limits = iwlagn_p2p_2sta_limits,
  2123. .n_limits = ARRAY_SIZE(iwlagn_p2p_2sta_limits),
  2124. },
  2125. };
  2126. /*
  2127. * Not a mac80211 entry point function, but it fits in with all the
  2128. * other mac80211 functions grouped here.
  2129. */
  2130. static int iwl_mac_setup_register(struct iwl_priv *priv,
  2131. struct iwlagn_ucode_capabilities *capa)
  2132. {
  2133. int ret;
  2134. struct ieee80211_hw *hw = priv->hw;
  2135. struct iwl_rxon_context *ctx;
  2136. hw->rate_control_algorithm = "iwl-agn-rs";
  2137. /* Tell mac80211 our characteristics */
  2138. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2139. IEEE80211_HW_AMPDU_AGGREGATION |
  2140. IEEE80211_HW_NEED_DTIM_PERIOD |
  2141. IEEE80211_HW_SPECTRUM_MGMT |
  2142. IEEE80211_HW_REPORTS_TX_ACK_STATUS;
  2143. hw->max_tx_aggregation_subframes = LINK_QUAL_AGG_FRAME_LIMIT_DEF;
  2144. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2145. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2146. if (priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE)
  2147. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2148. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2149. if (capa->flags & IWL_UCODE_TLV_FLAGS_MFP)
  2150. hw->flags |= IEEE80211_HW_MFP_CAPABLE;
  2151. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2152. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  2153. for_each_context(priv, ctx) {
  2154. hw->wiphy->interface_modes |= ctx->interface_modes;
  2155. hw->wiphy->interface_modes |= ctx->exclusive_interface_modes;
  2156. }
  2157. BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
  2158. if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_P2P_CLIENT)) {
  2159. hw->wiphy->iface_combinations = iwlagn_iface_combinations_p2p;
  2160. hw->wiphy->n_iface_combinations =
  2161. ARRAY_SIZE(iwlagn_iface_combinations_p2p);
  2162. } else if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_AP)) {
  2163. hw->wiphy->iface_combinations = iwlagn_iface_combinations_dualmode;
  2164. hw->wiphy->n_iface_combinations =
  2165. ARRAY_SIZE(iwlagn_iface_combinations_dualmode);
  2166. }
  2167. hw->wiphy->max_remain_on_channel_duration = 1000;
  2168. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2169. WIPHY_FLAG_DISABLE_BEACON_HINTS |
  2170. WIPHY_FLAG_IBSS_RSN;
  2171. /*
  2172. * For now, disable PS by default because it affects
  2173. * RX performance significantly.
  2174. */
  2175. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2176. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2177. /* we create the 802.11 header and a zero-length SSID element */
  2178. hw->wiphy->max_scan_ie_len = capa->max_probe_length - 24 - 2;
  2179. /* Default value; 4 EDCA QOS priorities */
  2180. hw->queues = 4;
  2181. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2182. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2183. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2184. &priv->bands[IEEE80211_BAND_2GHZ];
  2185. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2186. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2187. &priv->bands[IEEE80211_BAND_5GHZ];
  2188. iwl_leds_init(priv);
  2189. ret = ieee80211_register_hw(priv->hw);
  2190. if (ret) {
  2191. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2192. return ret;
  2193. }
  2194. priv->mac80211_registered = 1;
  2195. return 0;
  2196. }
  2197. static int iwlagn_mac_start(struct ieee80211_hw *hw)
  2198. {
  2199. struct iwl_priv *priv = hw->priv;
  2200. int ret;
  2201. IWL_DEBUG_MAC80211(priv, "enter\n");
  2202. /* we should be verifying the device is ready to be opened */
  2203. mutex_lock(&priv->mutex);
  2204. ret = __iwl_up(priv);
  2205. mutex_unlock(&priv->mutex);
  2206. if (ret)
  2207. return ret;
  2208. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2209. /* Now we should be done, and the READY bit should be set. */
  2210. if (WARN_ON(!test_bit(STATUS_READY, &priv->status)))
  2211. ret = -EIO;
  2212. iwlagn_led_enable(priv);
  2213. priv->is_open = 1;
  2214. IWL_DEBUG_MAC80211(priv, "leave\n");
  2215. return 0;
  2216. }
  2217. static void iwlagn_mac_stop(struct ieee80211_hw *hw)
  2218. {
  2219. struct iwl_priv *priv = hw->priv;
  2220. IWL_DEBUG_MAC80211(priv, "enter\n");
  2221. if (!priv->is_open)
  2222. return;
  2223. priv->is_open = 0;
  2224. iwl_down(priv);
  2225. flush_workqueue(priv->workqueue);
  2226. /* User space software may expect getting rfkill changes
  2227. * even if interface is down */
  2228. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2229. iwl_enable_rfkill_int(priv);
  2230. IWL_DEBUG_MAC80211(priv, "leave\n");
  2231. }
  2232. static void iwlagn_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2233. {
  2234. struct iwl_priv *priv = hw->priv;
  2235. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2236. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2237. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2238. if (iwlagn_tx_skb(priv, skb))
  2239. dev_kfree_skb_any(skb);
  2240. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2241. }
  2242. static void iwlagn_mac_update_tkip_key(struct ieee80211_hw *hw,
  2243. struct ieee80211_vif *vif,
  2244. struct ieee80211_key_conf *keyconf,
  2245. struct ieee80211_sta *sta,
  2246. u32 iv32, u16 *phase1key)
  2247. {
  2248. struct iwl_priv *priv = hw->priv;
  2249. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2250. IWL_DEBUG_MAC80211(priv, "enter\n");
  2251. iwl_update_tkip_key(priv, vif_priv->ctx, keyconf, sta,
  2252. iv32, phase1key);
  2253. IWL_DEBUG_MAC80211(priv, "leave\n");
  2254. }
  2255. static int iwlagn_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2256. struct ieee80211_vif *vif,
  2257. struct ieee80211_sta *sta,
  2258. struct ieee80211_key_conf *key)
  2259. {
  2260. struct iwl_priv *priv = hw->priv;
  2261. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2262. struct iwl_rxon_context *ctx = vif_priv->ctx;
  2263. int ret;
  2264. u8 sta_id;
  2265. bool is_default_wep_key = false;
  2266. IWL_DEBUG_MAC80211(priv, "enter\n");
  2267. if (iwlagn_mod_params.sw_crypto) {
  2268. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2269. return -EOPNOTSUPP;
  2270. }
  2271. /*
  2272. * To support IBSS RSN, don't program group keys in IBSS, the
  2273. * hardware will then not attempt to decrypt the frames.
  2274. */
  2275. if (vif->type == NL80211_IFTYPE_ADHOC &&
  2276. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE))
  2277. return -EOPNOTSUPP;
  2278. sta_id = iwl_sta_id_or_broadcast(priv, vif_priv->ctx, sta);
  2279. if (sta_id == IWL_INVALID_STATION)
  2280. return -EINVAL;
  2281. mutex_lock(&priv->mutex);
  2282. iwl_scan_cancel_timeout(priv, 100);
  2283. /*
  2284. * If we are getting WEP group key and we didn't receive any key mapping
  2285. * so far, we are in legacy wep mode (group key only), otherwise we are
  2286. * in 1X mode.
  2287. * In legacy wep mode, we use another host command to the uCode.
  2288. */
  2289. if ((key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
  2290. key->cipher == WLAN_CIPHER_SUITE_WEP104) &&
  2291. !sta) {
  2292. if (cmd == SET_KEY)
  2293. is_default_wep_key = !ctx->key_mapping_keys;
  2294. else
  2295. is_default_wep_key =
  2296. (key->hw_key_idx == HW_KEY_DEFAULT);
  2297. }
  2298. switch (cmd) {
  2299. case SET_KEY:
  2300. if (is_default_wep_key)
  2301. ret = iwl_set_default_wep_key(priv, vif_priv->ctx, key);
  2302. else
  2303. ret = iwl_set_dynamic_key(priv, vif_priv->ctx,
  2304. key, sta_id);
  2305. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2306. break;
  2307. case DISABLE_KEY:
  2308. if (is_default_wep_key)
  2309. ret = iwl_remove_default_wep_key(priv, ctx, key);
  2310. else
  2311. ret = iwl_remove_dynamic_key(priv, ctx, key, sta_id);
  2312. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2313. break;
  2314. default:
  2315. ret = -EINVAL;
  2316. }
  2317. mutex_unlock(&priv->mutex);
  2318. IWL_DEBUG_MAC80211(priv, "leave\n");
  2319. return ret;
  2320. }
  2321. static int iwlagn_mac_ampdu_action(struct ieee80211_hw *hw,
  2322. struct ieee80211_vif *vif,
  2323. enum ieee80211_ampdu_mlme_action action,
  2324. struct ieee80211_sta *sta, u16 tid, u16 *ssn,
  2325. u8 buf_size)
  2326. {
  2327. struct iwl_priv *priv = hw->priv;
  2328. int ret = -EINVAL;
  2329. struct iwl_station_priv *sta_priv = (void *) sta->drv_priv;
  2330. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2331. sta->addr, tid);
  2332. if (!(priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE))
  2333. return -EACCES;
  2334. mutex_lock(&priv->mutex);
  2335. switch (action) {
  2336. case IEEE80211_AMPDU_RX_START:
  2337. IWL_DEBUG_HT(priv, "start Rx\n");
  2338. ret = iwl_sta_rx_agg_start(priv, sta, tid, *ssn);
  2339. break;
  2340. case IEEE80211_AMPDU_RX_STOP:
  2341. IWL_DEBUG_HT(priv, "stop Rx\n");
  2342. ret = iwl_sta_rx_agg_stop(priv, sta, tid);
  2343. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2344. ret = 0;
  2345. break;
  2346. case IEEE80211_AMPDU_TX_START:
  2347. IWL_DEBUG_HT(priv, "start Tx\n");
  2348. ret = iwlagn_tx_agg_start(priv, vif, sta, tid, ssn);
  2349. if (ret == 0) {
  2350. priv->_agn.agg_tids_count++;
  2351. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2352. priv->_agn.agg_tids_count);
  2353. }
  2354. break;
  2355. case IEEE80211_AMPDU_TX_STOP:
  2356. IWL_DEBUG_HT(priv, "stop Tx\n");
  2357. ret = iwlagn_tx_agg_stop(priv, vif, sta, tid);
  2358. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2359. priv->_agn.agg_tids_count--;
  2360. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2361. priv->_agn.agg_tids_count);
  2362. }
  2363. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2364. ret = 0;
  2365. if (priv->cfg->ht_params &&
  2366. priv->cfg->ht_params->use_rts_for_aggregation) {
  2367. /*
  2368. * switch off RTS/CTS if it was previously enabled
  2369. */
  2370. sta_priv->lq_sta.lq.general_params.flags &=
  2371. ~LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK;
  2372. iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif),
  2373. &sta_priv->lq_sta.lq, CMD_ASYNC, false);
  2374. }
  2375. break;
  2376. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2377. buf_size = min_t(int, buf_size, LINK_QUAL_AGG_FRAME_LIMIT_DEF);
  2378. iwlagn_txq_agg_queue_setup(priv, sta, tid, buf_size);
  2379. /*
  2380. * If the limit is 0, then it wasn't initialised yet,
  2381. * use the default. We can do that since we take the
  2382. * minimum below, and we don't want to go above our
  2383. * default due to hardware restrictions.
  2384. */
  2385. if (sta_priv->max_agg_bufsize == 0)
  2386. sta_priv->max_agg_bufsize =
  2387. LINK_QUAL_AGG_FRAME_LIMIT_DEF;
  2388. /*
  2389. * Even though in theory the peer could have different
  2390. * aggregation reorder buffer sizes for different sessions,
  2391. * our ucode doesn't allow for that and has a global limit
  2392. * for each station. Therefore, use the minimum of all the
  2393. * aggregation sessions and our default value.
  2394. */
  2395. sta_priv->max_agg_bufsize =
  2396. min(sta_priv->max_agg_bufsize, buf_size);
  2397. if (priv->cfg->ht_params &&
  2398. priv->cfg->ht_params->use_rts_for_aggregation) {
  2399. /*
  2400. * switch to RTS/CTS if it is the prefer protection
  2401. * method for HT traffic
  2402. */
  2403. sta_priv->lq_sta.lq.general_params.flags |=
  2404. LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK;
  2405. }
  2406. sta_priv->lq_sta.lq.agg_params.agg_frame_cnt_limit =
  2407. sta_priv->max_agg_bufsize;
  2408. iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif),
  2409. &sta_priv->lq_sta.lq, CMD_ASYNC, false);
  2410. IWL_INFO(priv, "Tx aggregation enabled on ra = %pM tid = %d\n",
  2411. sta->addr, tid);
  2412. ret = 0;
  2413. break;
  2414. }
  2415. mutex_unlock(&priv->mutex);
  2416. return ret;
  2417. }
  2418. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2419. struct ieee80211_vif *vif,
  2420. struct ieee80211_sta *sta)
  2421. {
  2422. struct iwl_priv *priv = hw->priv;
  2423. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2424. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2425. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2426. int ret;
  2427. u8 sta_id;
  2428. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2429. sta->addr);
  2430. mutex_lock(&priv->mutex);
  2431. IWL_DEBUG_INFO(priv, "proceeding to add station %pM\n",
  2432. sta->addr);
  2433. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2434. atomic_set(&sta_priv->pending_frames, 0);
  2435. if (vif->type == NL80211_IFTYPE_AP)
  2436. sta_priv->client = true;
  2437. ret = iwl_add_station_common(priv, vif_priv->ctx, sta->addr,
  2438. is_ap, sta, &sta_id);
  2439. if (ret) {
  2440. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2441. sta->addr, ret);
  2442. /* Should we return success if return code is EEXIST ? */
  2443. mutex_unlock(&priv->mutex);
  2444. return ret;
  2445. }
  2446. sta_priv->common.sta_id = sta_id;
  2447. /* Initialize rate scaling */
  2448. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2449. sta->addr);
  2450. iwl_rs_rate_init(priv, sta, sta_id);
  2451. mutex_unlock(&priv->mutex);
  2452. return 0;
  2453. }
  2454. static void iwlagn_mac_channel_switch(struct ieee80211_hw *hw,
  2455. struct ieee80211_channel_switch *ch_switch)
  2456. {
  2457. struct iwl_priv *priv = hw->priv;
  2458. const struct iwl_channel_info *ch_info;
  2459. struct ieee80211_conf *conf = &hw->conf;
  2460. struct ieee80211_channel *channel = ch_switch->channel;
  2461. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  2462. /*
  2463. * MULTI-FIXME
  2464. * When we add support for multiple interfaces, we need to
  2465. * revisit this. The channel switch command in the device
  2466. * only affects the BSS context, but what does that really
  2467. * mean? And what if we get a CSA on the second interface?
  2468. * This needs a lot of work.
  2469. */
  2470. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2471. u16 ch;
  2472. IWL_DEBUG_MAC80211(priv, "enter\n");
  2473. mutex_lock(&priv->mutex);
  2474. if (iwl_is_rfkill(priv))
  2475. goto out;
  2476. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2477. test_bit(STATUS_SCANNING, &priv->status) ||
  2478. test_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status))
  2479. goto out;
  2480. if (!iwl_is_associated_ctx(ctx))
  2481. goto out;
  2482. if (!priv->cfg->ops->lib->set_channel_switch)
  2483. goto out;
  2484. ch = channel->hw_value;
  2485. if (le16_to_cpu(ctx->active.channel) == ch)
  2486. goto out;
  2487. ch_info = iwl_get_channel_info(priv, channel->band, ch);
  2488. if (!is_channel_valid(ch_info)) {
  2489. IWL_DEBUG_MAC80211(priv, "invalid channel\n");
  2490. goto out;
  2491. }
  2492. spin_lock_irq(&priv->lock);
  2493. priv->current_ht_config.smps = conf->smps_mode;
  2494. /* Configure HT40 channels */
  2495. ctx->ht.enabled = conf_is_ht(conf);
  2496. if (ctx->ht.enabled) {
  2497. if (conf_is_ht40_minus(conf)) {
  2498. ctx->ht.extension_chan_offset =
  2499. IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  2500. ctx->ht.is_40mhz = true;
  2501. } else if (conf_is_ht40_plus(conf)) {
  2502. ctx->ht.extension_chan_offset =
  2503. IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  2504. ctx->ht.is_40mhz = true;
  2505. } else {
  2506. ctx->ht.extension_chan_offset =
  2507. IEEE80211_HT_PARAM_CHA_SEC_NONE;
  2508. ctx->ht.is_40mhz = false;
  2509. }
  2510. } else
  2511. ctx->ht.is_40mhz = false;
  2512. if ((le16_to_cpu(ctx->staging.channel) != ch))
  2513. ctx->staging.flags = 0;
  2514. iwl_set_rxon_channel(priv, channel, ctx);
  2515. iwl_set_rxon_ht(priv, ht_conf);
  2516. iwl_set_flags_for_band(priv, ctx, channel->band, ctx->vif);
  2517. spin_unlock_irq(&priv->lock);
  2518. iwl_set_rate(priv);
  2519. /*
  2520. * at this point, staging_rxon has the
  2521. * configuration for channel switch
  2522. */
  2523. set_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status);
  2524. priv->switch_channel = cpu_to_le16(ch);
  2525. if (priv->cfg->ops->lib->set_channel_switch(priv, ch_switch)) {
  2526. clear_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status);
  2527. priv->switch_channel = 0;
  2528. ieee80211_chswitch_done(ctx->vif, false);
  2529. }
  2530. out:
  2531. mutex_unlock(&priv->mutex);
  2532. IWL_DEBUG_MAC80211(priv, "leave\n");
  2533. }
  2534. static void iwlagn_configure_filter(struct ieee80211_hw *hw,
  2535. unsigned int changed_flags,
  2536. unsigned int *total_flags,
  2537. u64 multicast)
  2538. {
  2539. struct iwl_priv *priv = hw->priv;
  2540. __le32 filter_or = 0, filter_nand = 0;
  2541. struct iwl_rxon_context *ctx;
  2542. #define CHK(test, flag) do { \
  2543. if (*total_flags & (test)) \
  2544. filter_or |= (flag); \
  2545. else \
  2546. filter_nand |= (flag); \
  2547. } while (0)
  2548. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  2549. changed_flags, *total_flags);
  2550. CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK);
  2551. /* Setting _just_ RXON_FILTER_CTL2HOST_MSK causes FH errors */
  2552. CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_PROMISC_MSK);
  2553. CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
  2554. #undef CHK
  2555. mutex_lock(&priv->mutex);
  2556. for_each_context(priv, ctx) {
  2557. ctx->staging.filter_flags &= ~filter_nand;
  2558. ctx->staging.filter_flags |= filter_or;
  2559. /*
  2560. * Not committing directly because hardware can perform a scan,
  2561. * but we'll eventually commit the filter flags change anyway.
  2562. */
  2563. }
  2564. mutex_unlock(&priv->mutex);
  2565. /*
  2566. * Receiving all multicast frames is always enabled by the
  2567. * default flags setup in iwl_connection_init_rx_config()
  2568. * since we currently do not support programming multicast
  2569. * filters into the device.
  2570. */
  2571. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2572. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2573. }
  2574. static void iwlagn_mac_flush(struct ieee80211_hw *hw, bool drop)
  2575. {
  2576. struct iwl_priv *priv = hw->priv;
  2577. mutex_lock(&priv->mutex);
  2578. IWL_DEBUG_MAC80211(priv, "enter\n");
  2579. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2580. IWL_DEBUG_TX(priv, "Aborting flush due to device shutdown\n");
  2581. goto done;
  2582. }
  2583. if (iwl_is_rfkill(priv)) {
  2584. IWL_DEBUG_TX(priv, "Aborting flush due to RF Kill\n");
  2585. goto done;
  2586. }
  2587. /*
  2588. * mac80211 will not push any more frames for transmit
  2589. * until the flush is completed
  2590. */
  2591. if (drop) {
  2592. IWL_DEBUG_MAC80211(priv, "send flush command\n");
  2593. if (iwlagn_txfifo_flush(priv, IWL_DROP_ALL)) {
  2594. IWL_ERR(priv, "flush request fail\n");
  2595. goto done;
  2596. }
  2597. }
  2598. IWL_DEBUG_MAC80211(priv, "wait transmit/flush all frames\n");
  2599. iwlagn_wait_tx_queue_empty(priv);
  2600. done:
  2601. mutex_unlock(&priv->mutex);
  2602. IWL_DEBUG_MAC80211(priv, "leave\n");
  2603. }
  2604. static void iwlagn_disable_roc(struct iwl_priv *priv)
  2605. {
  2606. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_PAN];
  2607. struct ieee80211_channel *chan = ACCESS_ONCE(priv->hw->conf.channel);
  2608. lockdep_assert_held(&priv->mutex);
  2609. if (!ctx->is_active)
  2610. return;
  2611. ctx->staging.dev_type = RXON_DEV_TYPE_2STA;
  2612. ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2613. iwl_set_rxon_channel(priv, chan, ctx);
  2614. iwl_set_flags_for_band(priv, ctx, chan->band, NULL);
  2615. priv->_agn.hw_roc_channel = NULL;
  2616. iwlagn_commit_rxon(priv, ctx);
  2617. ctx->is_active = false;
  2618. }
  2619. static void iwlagn_bg_roc_done(struct work_struct *work)
  2620. {
  2621. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2622. _agn.hw_roc_work.work);
  2623. mutex_lock(&priv->mutex);
  2624. ieee80211_remain_on_channel_expired(priv->hw);
  2625. iwlagn_disable_roc(priv);
  2626. mutex_unlock(&priv->mutex);
  2627. }
  2628. static int iwl_mac_remain_on_channel(struct ieee80211_hw *hw,
  2629. struct ieee80211_channel *channel,
  2630. enum nl80211_channel_type channel_type,
  2631. int duration)
  2632. {
  2633. struct iwl_priv *priv = hw->priv;
  2634. int err = 0;
  2635. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN)))
  2636. return -EOPNOTSUPP;
  2637. if (!(priv->contexts[IWL_RXON_CTX_PAN].interface_modes &
  2638. BIT(NL80211_IFTYPE_P2P_CLIENT)))
  2639. return -EOPNOTSUPP;
  2640. mutex_lock(&priv->mutex);
  2641. if (priv->contexts[IWL_RXON_CTX_PAN].is_active ||
  2642. test_bit(STATUS_SCAN_HW, &priv->status)) {
  2643. err = -EBUSY;
  2644. goto out;
  2645. }
  2646. priv->contexts[IWL_RXON_CTX_PAN].is_active = true;
  2647. priv->_agn.hw_roc_channel = channel;
  2648. priv->_agn.hw_roc_chantype = channel_type;
  2649. priv->_agn.hw_roc_duration = DIV_ROUND_UP(duration * 1000, 1024);
  2650. iwlagn_commit_rxon(priv, &priv->contexts[IWL_RXON_CTX_PAN]);
  2651. queue_delayed_work(priv->workqueue, &priv->_agn.hw_roc_work,
  2652. msecs_to_jiffies(duration + 20));
  2653. msleep(IWL_MIN_SLOT_TIME); /* TU is almost ms */
  2654. ieee80211_ready_on_channel(priv->hw);
  2655. out:
  2656. mutex_unlock(&priv->mutex);
  2657. return err;
  2658. }
  2659. static int iwl_mac_cancel_remain_on_channel(struct ieee80211_hw *hw)
  2660. {
  2661. struct iwl_priv *priv = hw->priv;
  2662. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN)))
  2663. return -EOPNOTSUPP;
  2664. cancel_delayed_work_sync(&priv->_agn.hw_roc_work);
  2665. mutex_lock(&priv->mutex);
  2666. iwlagn_disable_roc(priv);
  2667. mutex_unlock(&priv->mutex);
  2668. return 0;
  2669. }
  2670. /*****************************************************************************
  2671. *
  2672. * driver setup and teardown
  2673. *
  2674. *****************************************************************************/
  2675. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2676. {
  2677. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2678. init_waitqueue_head(&priv->wait_command_queue);
  2679. INIT_WORK(&priv->restart, iwl_bg_restart);
  2680. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2681. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2682. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2683. INIT_WORK(&priv->tx_flush, iwl_bg_tx_flush);
  2684. INIT_WORK(&priv->bt_full_concurrency, iwl_bg_bt_full_concurrency);
  2685. INIT_WORK(&priv->bt_runtime_config, iwl_bg_bt_runtime_config);
  2686. INIT_DELAYED_WORK(&priv->_agn.hw_roc_work, iwlagn_bg_roc_done);
  2687. iwl_setup_scan_deferred_work(priv);
  2688. if (priv->cfg->ops->lib->setup_deferred_work)
  2689. priv->cfg->ops->lib->setup_deferred_work(priv);
  2690. init_timer(&priv->statistics_periodic);
  2691. priv->statistics_periodic.data = (unsigned long)priv;
  2692. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2693. init_timer(&priv->ucode_trace);
  2694. priv->ucode_trace.data = (unsigned long)priv;
  2695. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2696. init_timer(&priv->watchdog);
  2697. priv->watchdog.data = (unsigned long)priv;
  2698. priv->watchdog.function = iwl_bg_watchdog;
  2699. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2700. iwl_irq_tasklet, (unsigned long)priv);
  2701. }
  2702. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2703. {
  2704. if (priv->cfg->ops->lib->cancel_deferred_work)
  2705. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2706. cancel_work_sync(&priv->run_time_calib_work);
  2707. cancel_work_sync(&priv->beacon_update);
  2708. iwl_cancel_scan_deferred_work(priv);
  2709. cancel_work_sync(&priv->bt_full_concurrency);
  2710. cancel_work_sync(&priv->bt_runtime_config);
  2711. del_timer_sync(&priv->statistics_periodic);
  2712. del_timer_sync(&priv->ucode_trace);
  2713. }
  2714. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2715. struct ieee80211_rate *rates)
  2716. {
  2717. int i;
  2718. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2719. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2720. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2721. rates[i].hw_value_short = i;
  2722. rates[i].flags = 0;
  2723. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2724. /*
  2725. * If CCK != 1M then set short preamble rate flag.
  2726. */
  2727. rates[i].flags |=
  2728. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2729. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2730. }
  2731. }
  2732. }
  2733. static int iwl_init_drv(struct iwl_priv *priv)
  2734. {
  2735. int ret;
  2736. spin_lock_init(&priv->sta_lock);
  2737. spin_lock_init(&priv->hcmd_lock);
  2738. mutex_init(&priv->mutex);
  2739. priv->ieee_channels = NULL;
  2740. priv->ieee_rates = NULL;
  2741. priv->band = IEEE80211_BAND_2GHZ;
  2742. priv->iw_mode = NL80211_IFTYPE_STATION;
  2743. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2744. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2745. priv->_agn.agg_tids_count = 0;
  2746. /* initialize force reset */
  2747. priv->force_reset[IWL_RF_RESET].reset_duration =
  2748. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2749. priv->force_reset[IWL_FW_RESET].reset_duration =
  2750. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2751. priv->rx_statistics_jiffies = jiffies;
  2752. /* Choose which receivers/antennas to use */
  2753. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2754. priv->cfg->ops->hcmd->set_rxon_chain(priv,
  2755. &priv->contexts[IWL_RXON_CTX_BSS]);
  2756. iwl_init_scan_params(priv);
  2757. /* init bt coex */
  2758. if (priv->cfg->bt_params &&
  2759. priv->cfg->bt_params->advanced_bt_coexist) {
  2760. priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT;
  2761. priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT;
  2762. priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK;
  2763. priv->bt_on_thresh = BT_ON_THRESHOLD_DEF;
  2764. priv->bt_duration = BT_DURATION_LIMIT_DEF;
  2765. priv->dynamic_frag_thresh = BT_FRAG_THRESHOLD_DEF;
  2766. }
  2767. ret = iwl_init_channel_map(priv);
  2768. if (ret) {
  2769. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2770. goto err;
  2771. }
  2772. ret = iwlcore_init_geos(priv);
  2773. if (ret) {
  2774. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2775. goto err_free_channel_map;
  2776. }
  2777. iwl_init_hw_rates(priv, priv->ieee_rates);
  2778. return 0;
  2779. err_free_channel_map:
  2780. iwl_free_channel_map(priv);
  2781. err:
  2782. return ret;
  2783. }
  2784. static void iwl_uninit_drv(struct iwl_priv *priv)
  2785. {
  2786. iwl_calib_free_results(priv);
  2787. iwlcore_free_geos(priv);
  2788. iwl_free_channel_map(priv);
  2789. kfree(priv->scan_cmd);
  2790. kfree(priv->beacon_cmd);
  2791. }
  2792. struct ieee80211_ops iwlagn_hw_ops = {
  2793. .tx = iwlagn_mac_tx,
  2794. .start = iwlagn_mac_start,
  2795. .stop = iwlagn_mac_stop,
  2796. .add_interface = iwl_mac_add_interface,
  2797. .remove_interface = iwl_mac_remove_interface,
  2798. .change_interface = iwl_mac_change_interface,
  2799. .config = iwlagn_mac_config,
  2800. .configure_filter = iwlagn_configure_filter,
  2801. .set_key = iwlagn_mac_set_key,
  2802. .update_tkip_key = iwlagn_mac_update_tkip_key,
  2803. .conf_tx = iwl_mac_conf_tx,
  2804. .bss_info_changed = iwlagn_bss_info_changed,
  2805. .ampdu_action = iwlagn_mac_ampdu_action,
  2806. .hw_scan = iwl_mac_hw_scan,
  2807. .sta_notify = iwlagn_mac_sta_notify,
  2808. .sta_add = iwlagn_mac_sta_add,
  2809. .sta_remove = iwl_mac_sta_remove,
  2810. .channel_switch = iwlagn_mac_channel_switch,
  2811. .flush = iwlagn_mac_flush,
  2812. .tx_last_beacon = iwl_mac_tx_last_beacon,
  2813. .remain_on_channel = iwl_mac_remain_on_channel,
  2814. .cancel_remain_on_channel = iwl_mac_cancel_remain_on_channel,
  2815. .offchannel_tx = iwl_mac_offchannel_tx,
  2816. .offchannel_tx_cancel_wait = iwl_mac_offchannel_tx_cancel_wait,
  2817. CFG80211_TESTMODE_CMD(iwl_testmode_cmd)
  2818. CFG80211_TESTMODE_DUMP(iwl_testmode_dump)
  2819. };
  2820. static u32 iwl_hw_detect(struct iwl_priv *priv)
  2821. {
  2822. u8 rev_id;
  2823. pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &rev_id);
  2824. IWL_DEBUG_INFO(priv, "HW Revision ID = 0x%X\n", rev_id);
  2825. return iwl_read32(priv, CSR_HW_REV);
  2826. }
  2827. static int iwl_set_hw_params(struct iwl_priv *priv)
  2828. {
  2829. priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
  2830. priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
  2831. if (iwlagn_mod_params.amsdu_size_8K)
  2832. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_8K);
  2833. else
  2834. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_4K);
  2835. priv->hw_params.max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL;
  2836. if (iwlagn_mod_params.disable_11n)
  2837. priv->cfg->sku &= ~EEPROM_SKU_CAP_11N_ENABLE;
  2838. /* Device-specific setup */
  2839. return priv->cfg->ops->lib->set_hw_params(priv);
  2840. }
  2841. static const u8 iwlagn_bss_ac_to_fifo[] = {
  2842. IWL_TX_FIFO_VO,
  2843. IWL_TX_FIFO_VI,
  2844. IWL_TX_FIFO_BE,
  2845. IWL_TX_FIFO_BK,
  2846. };
  2847. static const u8 iwlagn_bss_ac_to_queue[] = {
  2848. 0, 1, 2, 3,
  2849. };
  2850. static const u8 iwlagn_pan_ac_to_fifo[] = {
  2851. IWL_TX_FIFO_VO_IPAN,
  2852. IWL_TX_FIFO_VI_IPAN,
  2853. IWL_TX_FIFO_BE_IPAN,
  2854. IWL_TX_FIFO_BK_IPAN,
  2855. };
  2856. static const u8 iwlagn_pan_ac_to_queue[] = {
  2857. 7, 6, 5, 4,
  2858. };
  2859. /* This function both allocates and initializes hw and priv. */
  2860. static struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg)
  2861. {
  2862. struct iwl_priv *priv;
  2863. /* mac80211 allocates memory for this device instance, including
  2864. * space for this driver's private structure */
  2865. struct ieee80211_hw *hw;
  2866. hw = ieee80211_alloc_hw(sizeof(struct iwl_priv), &iwlagn_hw_ops);
  2867. if (hw == NULL) {
  2868. pr_err("%s: Can not allocate network device\n",
  2869. cfg->name);
  2870. goto out;
  2871. }
  2872. priv = hw->priv;
  2873. priv->hw = hw;
  2874. out:
  2875. return hw;
  2876. }
  2877. static void iwl_init_context(struct iwl_priv *priv)
  2878. {
  2879. int i;
  2880. /*
  2881. * The default context is always valid,
  2882. * more may be discovered when firmware
  2883. * is loaded.
  2884. */
  2885. priv->valid_contexts = BIT(IWL_RXON_CTX_BSS);
  2886. for (i = 0; i < NUM_IWL_RXON_CTX; i++)
  2887. priv->contexts[i].ctxid = i;
  2888. priv->contexts[IWL_RXON_CTX_BSS].always_active = true;
  2889. priv->contexts[IWL_RXON_CTX_BSS].is_active = true;
  2890. priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON;
  2891. priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING;
  2892. priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC;
  2893. priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM;
  2894. priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID;
  2895. priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY;
  2896. priv->contexts[IWL_RXON_CTX_BSS].ac_to_fifo = iwlagn_bss_ac_to_fifo;
  2897. priv->contexts[IWL_RXON_CTX_BSS].ac_to_queue = iwlagn_bss_ac_to_queue;
  2898. priv->contexts[IWL_RXON_CTX_BSS].exclusive_interface_modes =
  2899. BIT(NL80211_IFTYPE_ADHOC);
  2900. priv->contexts[IWL_RXON_CTX_BSS].interface_modes =
  2901. BIT(NL80211_IFTYPE_STATION);
  2902. priv->contexts[IWL_RXON_CTX_BSS].ap_devtype = RXON_DEV_TYPE_AP;
  2903. priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS;
  2904. priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS;
  2905. priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS;
  2906. priv->contexts[IWL_RXON_CTX_PAN].rxon_cmd = REPLY_WIPAN_RXON;
  2907. priv->contexts[IWL_RXON_CTX_PAN].rxon_timing_cmd =
  2908. REPLY_WIPAN_RXON_TIMING;
  2909. priv->contexts[IWL_RXON_CTX_PAN].rxon_assoc_cmd =
  2910. REPLY_WIPAN_RXON_ASSOC;
  2911. priv->contexts[IWL_RXON_CTX_PAN].qos_cmd = REPLY_WIPAN_QOS_PARAM;
  2912. priv->contexts[IWL_RXON_CTX_PAN].ap_sta_id = IWL_AP_ID_PAN;
  2913. priv->contexts[IWL_RXON_CTX_PAN].wep_key_cmd = REPLY_WIPAN_WEPKEY;
  2914. priv->contexts[IWL_RXON_CTX_PAN].bcast_sta_id = IWLAGN_PAN_BCAST_ID;
  2915. priv->contexts[IWL_RXON_CTX_PAN].station_flags = STA_FLG_PAN_STATION;
  2916. priv->contexts[IWL_RXON_CTX_PAN].ac_to_fifo = iwlagn_pan_ac_to_fifo;
  2917. priv->contexts[IWL_RXON_CTX_PAN].ac_to_queue = iwlagn_pan_ac_to_queue;
  2918. priv->contexts[IWL_RXON_CTX_PAN].mcast_queue = IWL_IPAN_MCAST_QUEUE;
  2919. priv->contexts[IWL_RXON_CTX_PAN].interface_modes =
  2920. BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_AP);
  2921. #ifdef CONFIG_IWL_P2P
  2922. priv->contexts[IWL_RXON_CTX_PAN].interface_modes |=
  2923. BIT(NL80211_IFTYPE_P2P_CLIENT) | BIT(NL80211_IFTYPE_P2P_GO);
  2924. #endif
  2925. priv->contexts[IWL_RXON_CTX_PAN].ap_devtype = RXON_DEV_TYPE_CP;
  2926. priv->contexts[IWL_RXON_CTX_PAN].station_devtype = RXON_DEV_TYPE_2STA;
  2927. priv->contexts[IWL_RXON_CTX_PAN].unused_devtype = RXON_DEV_TYPE_P2P;
  2928. BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
  2929. }
  2930. int iwl_probe(struct pci_dev *pdev, struct iwl_cfg *cfg)
  2931. {
  2932. int err = 0;
  2933. struct iwl_priv *priv;
  2934. struct ieee80211_hw *hw;
  2935. u16 pci_cmd, num_mac;
  2936. u32 hw_rev;
  2937. /************************
  2938. * 1. Allocating HW data
  2939. ************************/
  2940. hw = iwl_alloc_all(cfg);
  2941. if (!hw) {
  2942. err = -ENOMEM;
  2943. goto out; }
  2944. priv = hw->priv;
  2945. /* At this point both hw and priv are allocated. */
  2946. SET_IEEE80211_DEV(hw, &pdev->dev);
  2947. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2948. priv->cfg = cfg;
  2949. priv->pci_dev = pdev;
  2950. priv->inta_mask = CSR_INI_SET_MASK;
  2951. /* is antenna coupling more than 35dB ? */
  2952. priv->bt_ant_couple_ok =
  2953. (iwlagn_ant_coupling > IWL_BT_ANTENNA_COUPLING_THRESHOLD) ?
  2954. true : false;
  2955. /* enable/disable bt channel inhibition */
  2956. priv->bt_ch_announce = iwlagn_bt_ch_announce;
  2957. IWL_DEBUG_INFO(priv, "BT channel inhibition is %s\n",
  2958. (priv->bt_ch_announce) ? "On" : "Off");
  2959. if (iwl_alloc_traffic_mem(priv))
  2960. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2961. /**************************
  2962. * 2. Initializing PCI bus
  2963. **************************/
  2964. pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
  2965. PCIE_LINK_STATE_CLKPM);
  2966. if (pci_enable_device(pdev)) {
  2967. err = -ENODEV;
  2968. goto out_ieee80211_free_hw;
  2969. }
  2970. pci_set_master(pdev);
  2971. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2972. if (!err)
  2973. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2974. if (err) {
  2975. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2976. if (!err)
  2977. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2978. /* both attempts failed: */
  2979. if (err) {
  2980. IWL_WARN(priv, "No suitable DMA available.\n");
  2981. goto out_pci_disable_device;
  2982. }
  2983. }
  2984. err = pci_request_regions(pdev, DRV_NAME);
  2985. if (err)
  2986. goto out_pci_disable_device;
  2987. pci_set_drvdata(pdev, priv);
  2988. /***********************
  2989. * 3. Read REV register
  2990. ***********************/
  2991. priv->hw_base = pci_iomap(pdev, 0, 0);
  2992. if (!priv->hw_base) {
  2993. err = -ENODEV;
  2994. goto out_pci_release_regions;
  2995. }
  2996. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2997. (unsigned long long) pci_resource_len(pdev, 0));
  2998. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2999. /* these spin locks will be used in apm_ops.init and EEPROM access
  3000. * we should init now
  3001. */
  3002. spin_lock_init(&priv->reg_lock);
  3003. spin_lock_init(&priv->lock);
  3004. /*
  3005. * stop and reset the on-board processor just in case it is in a
  3006. * strange state ... like being left stranded by a primary kernel
  3007. * and this is now the kdump kernel trying to start up
  3008. */
  3009. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3010. hw_rev = iwl_hw_detect(priv);
  3011. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  3012. priv->cfg->name, hw_rev);
  3013. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3014. * PCI Tx retries from interfering with C3 CPU state */
  3015. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  3016. if (iwl_prepare_card_hw(priv)) {
  3017. IWL_WARN(priv, "Failed, HW not ready\n");
  3018. goto out_iounmap;
  3019. }
  3020. /*****************
  3021. * 4. Read EEPROM
  3022. *****************/
  3023. /* Read the EEPROM */
  3024. err = iwl_eeprom_init(priv, hw_rev);
  3025. if (err) {
  3026. IWL_ERR(priv, "Unable to init EEPROM\n");
  3027. goto out_iounmap;
  3028. }
  3029. err = iwl_eeprom_check_version(priv);
  3030. if (err)
  3031. goto out_free_eeprom;
  3032. err = iwl_eeprom_check_sku(priv);
  3033. if (err)
  3034. goto out_free_eeprom;
  3035. /* extract MAC Address */
  3036. iwl_eeprom_get_mac(priv, priv->addresses[0].addr);
  3037. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->addresses[0].addr);
  3038. priv->hw->wiphy->addresses = priv->addresses;
  3039. priv->hw->wiphy->n_addresses = 1;
  3040. num_mac = iwl_eeprom_query16(priv, EEPROM_NUM_MAC_ADDRESS);
  3041. if (num_mac > 1) {
  3042. memcpy(priv->addresses[1].addr, priv->addresses[0].addr,
  3043. ETH_ALEN);
  3044. priv->addresses[1].addr[5]++;
  3045. priv->hw->wiphy->n_addresses++;
  3046. }
  3047. /* initialize all valid contexts */
  3048. iwl_init_context(priv);
  3049. /************************
  3050. * 5. Setup HW constants
  3051. ************************/
  3052. if (iwl_set_hw_params(priv)) {
  3053. IWL_ERR(priv, "failed to set hw parameters\n");
  3054. goto out_free_eeprom;
  3055. }
  3056. /*******************
  3057. * 6. Setup priv
  3058. *******************/
  3059. err = iwl_init_drv(priv);
  3060. if (err)
  3061. goto out_free_eeprom;
  3062. /* At this point both hw and priv are initialized. */
  3063. /********************
  3064. * 7. Setup services
  3065. ********************/
  3066. pci_enable_msi(priv->pci_dev);
  3067. iwl_alloc_isr_ict(priv);
  3068. err = request_irq(priv->pci_dev->irq, iwl_isr_ict,
  3069. IRQF_SHARED, DRV_NAME, priv);
  3070. if (err) {
  3071. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3072. goto out_disable_msi;
  3073. }
  3074. iwl_setup_deferred_work(priv);
  3075. iwl_setup_rx_handlers(priv);
  3076. iwl_testmode_init(priv);
  3077. /*********************************************
  3078. * 8. Enable interrupts and read RFKILL state
  3079. *********************************************/
  3080. /* enable rfkill interrupt: hw bug w/a */
  3081. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3082. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3083. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3084. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3085. }
  3086. iwl_enable_rfkill_int(priv);
  3087. /* If platform's RF_KILL switch is NOT set to KILL */
  3088. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3089. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3090. else
  3091. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3092. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3093. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3094. iwl_power_initialize(priv);
  3095. iwl_tt_initialize(priv);
  3096. init_completion(&priv->_agn.firmware_loading_complete);
  3097. err = iwl_request_firmware(priv, true);
  3098. if (err)
  3099. goto out_destroy_workqueue;
  3100. return 0;
  3101. out_destroy_workqueue:
  3102. destroy_workqueue(priv->workqueue);
  3103. priv->workqueue = NULL;
  3104. free_irq(priv->pci_dev->irq, priv);
  3105. out_disable_msi:
  3106. iwl_free_isr_ict(priv);
  3107. pci_disable_msi(priv->pci_dev);
  3108. iwl_uninit_drv(priv);
  3109. out_free_eeprom:
  3110. iwl_eeprom_free(priv);
  3111. out_iounmap:
  3112. pci_iounmap(pdev, priv->hw_base);
  3113. out_pci_release_regions:
  3114. pci_set_drvdata(pdev, NULL);
  3115. pci_release_regions(pdev);
  3116. out_pci_disable_device:
  3117. pci_disable_device(pdev);
  3118. out_ieee80211_free_hw:
  3119. iwl_free_traffic_mem(priv);
  3120. ieee80211_free_hw(priv->hw);
  3121. out:
  3122. return err;
  3123. }
  3124. void __devexit iwl_remove(struct pci_dev *pdev)
  3125. {
  3126. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3127. unsigned long flags;
  3128. if (!priv)
  3129. return;
  3130. wait_for_completion(&priv->_agn.firmware_loading_complete);
  3131. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3132. iwl_dbgfs_unregister(priv);
  3133. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3134. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3135. * to be called and iwl_down since we are removing the device
  3136. * we need to set STATUS_EXIT_PENDING bit.
  3137. */
  3138. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3139. iwl_testmode_cleanup(priv);
  3140. iwl_leds_exit(priv);
  3141. if (priv->mac80211_registered) {
  3142. ieee80211_unregister_hw(priv->hw);
  3143. priv->mac80211_registered = 0;
  3144. }
  3145. /* Reset to low power before unloading driver. */
  3146. iwl_apm_stop(priv);
  3147. iwl_tt_exit(priv);
  3148. /* make sure we flush any pending irq or
  3149. * tasklet for the driver
  3150. */
  3151. spin_lock_irqsave(&priv->lock, flags);
  3152. iwl_disable_interrupts(priv);
  3153. spin_unlock_irqrestore(&priv->lock, flags);
  3154. iwl_synchronize_irq(priv);
  3155. iwl_dealloc_ucode_pci(priv);
  3156. if (priv->rxq.bd)
  3157. iwlagn_rx_queue_free(priv, &priv->rxq);
  3158. iwlagn_hw_txq_ctx_free(priv);
  3159. iwl_eeprom_free(priv);
  3160. /*netif_stop_queue(dev); */
  3161. flush_workqueue(priv->workqueue);
  3162. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3163. * priv->workqueue... so we can't take down the workqueue
  3164. * until now... */
  3165. destroy_workqueue(priv->workqueue);
  3166. priv->workqueue = NULL;
  3167. iwl_free_traffic_mem(priv);
  3168. free_irq(priv->pci_dev->irq, priv);
  3169. pci_disable_msi(priv->pci_dev);
  3170. pci_iounmap(pdev, priv->hw_base);
  3171. pci_release_regions(pdev);
  3172. pci_disable_device(pdev);
  3173. pci_set_drvdata(pdev, NULL);
  3174. iwl_uninit_drv(priv);
  3175. iwl_free_isr_ict(priv);
  3176. dev_kfree_skb(priv->beacon_skb);
  3177. ieee80211_free_hw(priv->hw);
  3178. }
  3179. /*****************************************************************************
  3180. *
  3181. * driver and module entry point
  3182. *
  3183. *****************************************************************************/
  3184. static int __init iwl_init(void)
  3185. {
  3186. int ret;
  3187. pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3188. pr_info(DRV_COPYRIGHT "\n");
  3189. ret = iwlagn_rate_control_register();
  3190. if (ret) {
  3191. pr_err("Unable to register rate control algorithm: %d\n", ret);
  3192. return ret;
  3193. }
  3194. ret = iwl_pci_register_driver();
  3195. if (ret)
  3196. goto error_register;
  3197. return ret;
  3198. error_register:
  3199. iwlagn_rate_control_unregister();
  3200. return ret;
  3201. }
  3202. static void __exit iwl_exit(void)
  3203. {
  3204. iwl_pci_unregister_driver();
  3205. iwlagn_rate_control_unregister();
  3206. }
  3207. module_exit(iwl_exit);
  3208. module_init(iwl_init);
  3209. #ifdef CONFIG_IWLWIFI_DEBUG
  3210. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3211. MODULE_PARM_DESC(debug, "debug output mask");
  3212. #endif
  3213. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3214. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3215. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3216. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3217. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3218. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3219. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3220. int, S_IRUGO);
  3221. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3222. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3223. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3224. module_param_named(ucode_alternative, iwlagn_wanted_ucode_alternative, int,
  3225. S_IRUGO);
  3226. MODULE_PARM_DESC(ucode_alternative,
  3227. "specify ucode alternative to use from ucode file");
  3228. module_param_named(antenna_coupling, iwlagn_ant_coupling, int, S_IRUGO);
  3229. MODULE_PARM_DESC(antenna_coupling,
  3230. "specify antenna coupling in dB (defualt: 0 dB)");
  3231. module_param_named(bt_ch_inhibition, iwlagn_bt_ch_announce, bool, S_IRUGO);
  3232. MODULE_PARM_DESC(bt_ch_inhibition,
  3233. "Disable BT channel inhibition (default: enable)");
  3234. module_param_named(plcp_check, iwlagn_mod_params.plcp_check, bool, S_IRUGO);
  3235. MODULE_PARM_DESC(plcp_check, "Check plcp health (default: 1 [enabled])");
  3236. module_param_named(ack_check, iwlagn_mod_params.ack_check, bool, S_IRUGO);
  3237. MODULE_PARM_DESC(ack_check, "Check ack health (default: 0 [disabled])");
  3238. /*
  3239. * set bt_coex_active to true, uCode will do kill/defer
  3240. * every time the priority line is asserted (BT is sending signals on the
  3241. * priority line in the PCIx).
  3242. * set bt_coex_active to false, uCode will ignore the BT activity and
  3243. * perform the normal operation
  3244. *
  3245. * User might experience transmit issue on some platform due to WiFi/BT
  3246. * co-exist problem. The possible behaviors are:
  3247. * Able to scan and finding all the available AP
  3248. * Not able to associate with any AP
  3249. * On those platforms, WiFi communication can be restored by set
  3250. * "bt_coex_active" module parameter to "false"
  3251. *
  3252. * default: bt_coex_active = true (BT_COEX_ENABLE)
  3253. */
  3254. module_param_named(bt_coex_active, iwlagn_mod_params.bt_coex_active,
  3255. bool, S_IRUGO);
  3256. MODULE_PARM_DESC(bt_coex_active, "enable wifi/bt co-exist (default: enable)");
  3257. module_param_named(led_mode, iwlagn_mod_params.led_mode, int, S_IRUGO);
  3258. MODULE_PARM_DESC(led_mode, "0=system default, "
  3259. "1=On(RF On)/Off(RF Off), 2=blinking (default: 0)");
  3260. /*
  3261. * For now, keep using power level 1 instead of automatically
  3262. * adjusting ...
  3263. */
  3264. module_param_named(no_sleep_autoadjust, iwlagn_mod_params.no_sleep_autoadjust,
  3265. bool, S_IRUGO);
  3266. MODULE_PARM_DESC(no_sleep_autoadjust,
  3267. "don't automatically adjust sleep level "
  3268. "according to maximum network latency (default: true)");