at91sam9g45.dtsi 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184
  1. /*
  2. * at91sam9g45.dtsi - Device Tree Include file for AT91SAM9G45 family SoC
  3. * applies to AT91SAM9G45, AT91SAM9M10,
  4. * AT91SAM9G46, AT91SAM9M11 SoC
  5. *
  6. * Copyright (C) 2011 Atmel,
  7. * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>
  8. *
  9. * Licensed under GPLv2 or later.
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. model = "Atmel AT91SAM9G45 family SoC";
  14. compatible = "atmel,at91sam9g45";
  15. interrupt-parent = <&aic>;
  16. aliases {
  17. serial0 = &dbgu;
  18. serial1 = &usart0;
  19. serial2 = &usart1;
  20. serial3 = &usart2;
  21. serial4 = &usart3;
  22. gpio0 = &pioA;
  23. gpio1 = &pioB;
  24. gpio2 = &pioC;
  25. gpio3 = &pioD;
  26. gpio4 = &pioE;
  27. tcb0 = &tcb0;
  28. tcb1 = &tcb1;
  29. };
  30. cpus {
  31. cpu@0 {
  32. compatible = "arm,arm926ejs";
  33. };
  34. };
  35. memory@70000000 {
  36. reg = <0x70000000 0x10000000>;
  37. };
  38. ahb {
  39. compatible = "simple-bus";
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. ranges;
  43. apb {
  44. compatible = "simple-bus";
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. ranges;
  48. aic: interrupt-controller@fffff000 {
  49. #interrupt-cells = <2>;
  50. compatible = "atmel,at91rm9200-aic";
  51. interrupt-controller;
  52. interrupt-parent;
  53. reg = <0xfffff000 0x200>;
  54. };
  55. pit: timer@fffffd30 {
  56. compatible = "atmel,at91sam9260-pit";
  57. reg = <0xfffffd30 0xf>;
  58. interrupts = <1 4>;
  59. };
  60. tcb0: timer@fff7c000 {
  61. compatible = "atmel,at91rm9200-tcb";
  62. reg = <0xfff7c000 0x100>;
  63. interrupts = <18 4>;
  64. };
  65. tcb1: timer@fffd4000 {
  66. compatible = "atmel,at91rm9200-tcb";
  67. reg = <0xfffd4000 0x100>;
  68. interrupts = <18 4>;
  69. };
  70. dma: dma-controller@ffffec00 {
  71. compatible = "atmel,at91sam9g45-dma";
  72. reg = <0xffffec00 0x200>;
  73. interrupts = <21 4>;
  74. };
  75. pioA: gpio@fffff200 {
  76. compatible = "atmel,at91rm9200-gpio";
  77. reg = <0xfffff200 0x100>;
  78. interrupts = <2 4>;
  79. #gpio-cells = <2>;
  80. gpio-controller;
  81. interrupt-controller;
  82. };
  83. pioB: gpio@fffff400 {
  84. compatible = "atmel,at91rm9200-gpio";
  85. reg = <0xfffff400 0x100>;
  86. interrupts = <3 4>;
  87. #gpio-cells = <2>;
  88. gpio-controller;
  89. interrupt-controller;
  90. };
  91. pioC: gpio@fffff600 {
  92. compatible = "atmel,at91rm9200-gpio";
  93. reg = <0xfffff600 0x100>;
  94. interrupts = <4 4>;
  95. #gpio-cells = <2>;
  96. gpio-controller;
  97. interrupt-controller;
  98. };
  99. pioD: gpio@fffff800 {
  100. compatible = "atmel,at91rm9200-gpio";
  101. reg = <0xfffff800 0x100>;
  102. interrupts = <5 4>;
  103. #gpio-cells = <2>;
  104. gpio-controller;
  105. interrupt-controller;
  106. };
  107. pioE: gpio@fffffa00 {
  108. compatible = "atmel,at91rm9200-gpio";
  109. reg = <0xfffffa00 0x100>;
  110. interrupts = <5 4>;
  111. #gpio-cells = <2>;
  112. gpio-controller;
  113. interrupt-controller;
  114. };
  115. dbgu: serial@ffffee00 {
  116. compatible = "atmel,at91sam9260-usart";
  117. reg = <0xffffee00 0x200>;
  118. interrupts = <1 4>;
  119. status = "disabled";
  120. };
  121. usart0: serial@fff8c000 {
  122. compatible = "atmel,at91sam9260-usart";
  123. reg = <0xfff8c000 0x200>;
  124. interrupts = <7 4>;
  125. atmel,use-dma-rx;
  126. atmel,use-dma-tx;
  127. status = "disabled";
  128. };
  129. usart1: serial@fff90000 {
  130. compatible = "atmel,at91sam9260-usart";
  131. reg = <0xfff90000 0x200>;
  132. interrupts = <8 4>;
  133. atmel,use-dma-rx;
  134. atmel,use-dma-tx;
  135. status = "disabled";
  136. };
  137. usart2: serial@fff94000 {
  138. compatible = "atmel,at91sam9260-usart";
  139. reg = <0xfff94000 0x200>;
  140. interrupts = <9 4>;
  141. atmel,use-dma-rx;
  142. atmel,use-dma-tx;
  143. status = "disabled";
  144. };
  145. usart3: serial@fff98000 {
  146. compatible = "atmel,at91sam9260-usart";
  147. reg = <0xfff98000 0x200>;
  148. interrupts = <10 4>;
  149. atmel,use-dma-rx;
  150. atmel,use-dma-tx;
  151. status = "disabled";
  152. };
  153. macb0: ethernet@fffbc000 {
  154. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  155. reg = <0xfffbc000 0x100>;
  156. interrupts = <25 4>;
  157. status = "disabled";
  158. };
  159. };
  160. };
  161. };