samsung-usbphy.txt 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. * Samsung's usb phy transceiver
  2. The Samsung's phy transceiver is used for controlling usb phy for
  3. s3c-hsotg as well as ehci-s5p and ohci-exynos usb controllers
  4. across Samsung SOCs.
  5. TODO: Adding the PHY binding with controller(s) according to the under
  6. developement generic PHY driver.
  7. Required properties:
  8. Exynos4210:
  9. - compatible : should be "samsung,exynos4210-usbphy"
  10. - reg : base physical address of the phy registers and length of memory mapped
  11. region.
  12. Exynos5250:
  13. - compatible : should be "samsung,exynos5250-usbphy"
  14. - reg : base physical address of the phy registers and length of memory mapped
  15. region.
  16. Optional properties:
  17. - #address-cells: should be '1' when usbphy node has a child node with 'reg'
  18. property.
  19. - #size-cells: should be '1' when usbphy node has a child node with 'reg'
  20. property.
  21. - ranges: allows valid translation between child's address space and parent's
  22. address space.
  23. - The child node 'usbphy-sys' to the node 'usbphy' is for the system controller
  24. interface for usb-phy. It should provide the following information required by
  25. usb-phy controller to control phy.
  26. - reg : base physical address of PHY_CONTROL registers.
  27. The size of this register is the total sum of size of all PHY_CONTROL
  28. registers that the SoC has. For example, the size will be
  29. '0x4' in case we have only one PHY_CONTROL register (e.g.
  30. OTHERS register in S3C64XX or USB_PHY_CONTROL register in S5PV210)
  31. and, '0x8' in case we have two PHY_CONTROL registers (e.g.
  32. USBDEVICE_PHY_CONTROL and USBHOST_PHY_CONTROL registers in exynos4x).
  33. and so on.
  34. Example:
  35. - Exynos4210
  36. usbphy@125B0000 {
  37. #address-cells = <1>;
  38. #size-cells = <1>;
  39. compatible = "samsung,exynos4210-usbphy";
  40. reg = <0x125B0000 0x100>;
  41. ranges;
  42. usbphy-sys {
  43. /* USB device and host PHY_CONTROL registers */
  44. reg = <0x10020704 0x8>;
  45. };
  46. };