coda.c 67 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583
  1. /*
  2. * Coda multi-standard codec IP
  3. *
  4. * Copyright (C) 2012 Vista Silicon S.L.
  5. * Javier Martin, <javier.martin@vista-silicon.com>
  6. * Xavier Duret
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. */
  13. #include <linux/clk.h>
  14. #include <linux/delay.h>
  15. #include <linux/firmware.h>
  16. #include <linux/genalloc.h>
  17. #include <linux/interrupt.h>
  18. #include <linux/io.h>
  19. #include <linux/irq.h>
  20. #include <linux/kfifo.h>
  21. #include <linux/module.h>
  22. #include <linux/of_device.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/slab.h>
  25. #include <linux/videodev2.h>
  26. #include <linux/of.h>
  27. #include <linux/platform_data/coda.h>
  28. #include <media/v4l2-ctrls.h>
  29. #include <media/v4l2-device.h>
  30. #include <media/v4l2-ioctl.h>
  31. #include <media/v4l2-mem2mem.h>
  32. #include <media/videobuf2-core.h>
  33. #include <media/videobuf2-dma-contig.h>
  34. #include "coda.h"
  35. #define CODA_NAME "coda"
  36. #define CODA_MAX_INSTANCES 4
  37. #define CODA_FMO_BUF_SIZE 32
  38. #define CODADX6_WORK_BUF_SIZE (288 * 1024 + CODA_FMO_BUF_SIZE * 8 * 1024)
  39. #define CODA7_WORK_BUF_SIZE (128 * 1024)
  40. #define CODA7_TEMP_BUF_SIZE (304 * 1024)
  41. #define CODA_PARA_BUF_SIZE (10 * 1024)
  42. #define CODA_ISRAM_SIZE (2048 * 2)
  43. #define CODADX6_IRAM_SIZE 0xb000
  44. #define CODA7_IRAM_SIZE 0x14000 /* 81920 bytes */
  45. #define CODA_MAX_FRAMEBUFFERS 2
  46. #define MAX_W 8192
  47. #define MAX_H 8192
  48. #define CODA_MAX_FRAME_SIZE 0x100000
  49. #define FMO_SLICE_SAVE_BUF_SIZE (32)
  50. #define CODA_DEFAULT_GAMMA 4096
  51. #define MIN_W 176
  52. #define MIN_H 144
  53. #define S_ALIGN 1 /* multiple of 2 */
  54. #define W_ALIGN 1 /* multiple of 2 */
  55. #define H_ALIGN 1 /* multiple of 2 */
  56. #define fh_to_ctx(__fh) container_of(__fh, struct coda_ctx, fh)
  57. static int coda_debug;
  58. module_param(coda_debug, int, 0644);
  59. MODULE_PARM_DESC(coda_debug, "Debug level (0-1)");
  60. enum {
  61. V4L2_M2M_SRC = 0,
  62. V4L2_M2M_DST = 1,
  63. };
  64. enum coda_inst_type {
  65. CODA_INST_ENCODER,
  66. CODA_INST_DECODER,
  67. };
  68. enum coda_product {
  69. CODA_DX6 = 0xf001,
  70. CODA_7541 = 0xf012,
  71. };
  72. struct coda_fmt {
  73. char *name;
  74. u32 fourcc;
  75. };
  76. struct coda_codec {
  77. u32 mode;
  78. u32 src_fourcc;
  79. u32 dst_fourcc;
  80. u32 max_w;
  81. u32 max_h;
  82. };
  83. struct coda_devtype {
  84. char *firmware;
  85. enum coda_product product;
  86. struct coda_codec *codecs;
  87. unsigned int num_codecs;
  88. size_t workbuf_size;
  89. };
  90. /* Per-queue, driver-specific private data */
  91. struct coda_q_data {
  92. unsigned int width;
  93. unsigned int height;
  94. unsigned int sizeimage;
  95. unsigned int fourcc;
  96. };
  97. struct coda_aux_buf {
  98. void *vaddr;
  99. dma_addr_t paddr;
  100. u32 size;
  101. };
  102. struct coda_dev {
  103. struct v4l2_device v4l2_dev;
  104. struct video_device vfd;
  105. struct platform_device *plat_dev;
  106. const struct coda_devtype *devtype;
  107. void __iomem *regs_base;
  108. struct clk *clk_per;
  109. struct clk *clk_ahb;
  110. struct coda_aux_buf codebuf;
  111. struct coda_aux_buf tempbuf;
  112. struct coda_aux_buf workbuf;
  113. struct gen_pool *iram_pool;
  114. long unsigned int iram_vaddr;
  115. long unsigned int iram_paddr;
  116. unsigned long iram_size;
  117. spinlock_t irqlock;
  118. struct mutex dev_mutex;
  119. struct mutex coda_mutex;
  120. struct v4l2_m2m_dev *m2m_dev;
  121. struct vb2_alloc_ctx *alloc_ctx;
  122. struct list_head instances;
  123. unsigned long instance_mask;
  124. struct delayed_work timeout;
  125. };
  126. struct coda_params {
  127. u8 rot_mode;
  128. u8 h264_intra_qp;
  129. u8 h264_inter_qp;
  130. u8 mpeg4_intra_qp;
  131. u8 mpeg4_inter_qp;
  132. u8 gop_size;
  133. int codec_mode;
  134. int codec_mode_aux;
  135. enum v4l2_mpeg_video_multi_slice_mode slice_mode;
  136. u32 framerate;
  137. u16 bitrate;
  138. u32 slice_max_bits;
  139. u32 slice_max_mb;
  140. };
  141. struct coda_iram_info {
  142. u32 axi_sram_use;
  143. phys_addr_t buf_bit_use;
  144. phys_addr_t buf_ip_ac_dc_use;
  145. phys_addr_t buf_dbk_y_use;
  146. phys_addr_t buf_dbk_c_use;
  147. phys_addr_t buf_ovl_use;
  148. phys_addr_t buf_btp_use;
  149. phys_addr_t search_ram_paddr;
  150. int search_ram_size;
  151. };
  152. struct coda_ctx {
  153. struct coda_dev *dev;
  154. struct list_head list;
  155. int aborting;
  156. int streamon_out;
  157. int streamon_cap;
  158. u32 isequence;
  159. u32 qsequence;
  160. struct coda_q_data q_data[2];
  161. enum coda_inst_type inst_type;
  162. struct coda_codec *codec;
  163. enum v4l2_colorspace colorspace;
  164. struct coda_params params;
  165. struct v4l2_m2m_ctx *m2m_ctx;
  166. struct v4l2_ctrl_handler ctrls;
  167. struct v4l2_fh fh;
  168. int gopcounter;
  169. char vpu_header[3][64];
  170. int vpu_header_size[3];
  171. struct kfifo bitstream_fifo;
  172. struct mutex bitstream_mutex;
  173. struct coda_aux_buf bitstream;
  174. struct coda_aux_buf parabuf;
  175. struct coda_aux_buf internal_frames[CODA_MAX_FRAMEBUFFERS];
  176. struct coda_aux_buf workbuf;
  177. int num_internal_frames;
  178. int idx;
  179. int reg_idx;
  180. struct coda_iram_info iram_info;
  181. u32 bit_stream_param;
  182. };
  183. static const u8 coda_filler_nal[14] = { 0x00, 0x00, 0x00, 0x01, 0x0c, 0xff,
  184. 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x80 };
  185. static const u8 coda_filler_size[8] = { 0, 7, 14, 13, 12, 11, 10, 9 };
  186. static inline void coda_write(struct coda_dev *dev, u32 data, u32 reg)
  187. {
  188. v4l2_dbg(1, coda_debug, &dev->v4l2_dev,
  189. "%s: data=0x%x, reg=0x%x\n", __func__, data, reg);
  190. writel(data, dev->regs_base + reg);
  191. }
  192. static inline unsigned int coda_read(struct coda_dev *dev, u32 reg)
  193. {
  194. u32 data;
  195. data = readl(dev->regs_base + reg);
  196. v4l2_dbg(1, coda_debug, &dev->v4l2_dev,
  197. "%s: data=0x%x, reg=0x%x\n", __func__, data, reg);
  198. return data;
  199. }
  200. static inline unsigned long coda_isbusy(struct coda_dev *dev)
  201. {
  202. return coda_read(dev, CODA_REG_BIT_BUSY);
  203. }
  204. static inline int coda_is_initialized(struct coda_dev *dev)
  205. {
  206. return (coda_read(dev, CODA_REG_BIT_CUR_PC) != 0);
  207. }
  208. static int coda_wait_timeout(struct coda_dev *dev)
  209. {
  210. unsigned long timeout = jiffies + msecs_to_jiffies(1000);
  211. while (coda_isbusy(dev)) {
  212. if (time_after(jiffies, timeout))
  213. return -ETIMEDOUT;
  214. }
  215. return 0;
  216. }
  217. static void coda_command_async(struct coda_ctx *ctx, int cmd)
  218. {
  219. struct coda_dev *dev = ctx->dev;
  220. if (dev->devtype->product == CODA_7541) {
  221. /* Restore context related registers to CODA */
  222. coda_write(dev, ctx->bit_stream_param,
  223. CODA_REG_BIT_BIT_STREAM_PARAM);
  224. coda_write(dev, ctx->workbuf.paddr, CODA_REG_BIT_WORK_BUF_ADDR);
  225. }
  226. coda_write(dev, CODA_REG_BIT_BUSY_FLAG, CODA_REG_BIT_BUSY);
  227. coda_write(dev, ctx->idx, CODA_REG_BIT_RUN_INDEX);
  228. coda_write(dev, ctx->params.codec_mode, CODA_REG_BIT_RUN_COD_STD);
  229. coda_write(dev, ctx->params.codec_mode_aux, CODA7_REG_BIT_RUN_AUX_STD);
  230. coda_write(dev, cmd, CODA_REG_BIT_RUN_COMMAND);
  231. }
  232. static int coda_command_sync(struct coda_ctx *ctx, int cmd)
  233. {
  234. struct coda_dev *dev = ctx->dev;
  235. coda_command_async(ctx, cmd);
  236. return coda_wait_timeout(dev);
  237. }
  238. static struct coda_q_data *get_q_data(struct coda_ctx *ctx,
  239. enum v4l2_buf_type type)
  240. {
  241. switch (type) {
  242. case V4L2_BUF_TYPE_VIDEO_OUTPUT:
  243. return &(ctx->q_data[V4L2_M2M_SRC]);
  244. case V4L2_BUF_TYPE_VIDEO_CAPTURE:
  245. return &(ctx->q_data[V4L2_M2M_DST]);
  246. default:
  247. BUG();
  248. }
  249. return NULL;
  250. }
  251. /*
  252. * Array of all formats supported by any version of Coda:
  253. */
  254. static struct coda_fmt coda_formats[] = {
  255. {
  256. .name = "YUV 4:2:0 Planar, YCbCr",
  257. .fourcc = V4L2_PIX_FMT_YUV420,
  258. },
  259. {
  260. .name = "YUV 4:2:0 Planar, YCrCb",
  261. .fourcc = V4L2_PIX_FMT_YVU420,
  262. },
  263. {
  264. .name = "H264 Encoded Stream",
  265. .fourcc = V4L2_PIX_FMT_H264,
  266. },
  267. {
  268. .name = "MPEG4 Encoded Stream",
  269. .fourcc = V4L2_PIX_FMT_MPEG4,
  270. },
  271. };
  272. #define CODA_CODEC(mode, src_fourcc, dst_fourcc, max_w, max_h) \
  273. { mode, src_fourcc, dst_fourcc, max_w, max_h }
  274. /*
  275. * Arrays of codecs supported by each given version of Coda:
  276. * i.MX27 -> codadx6
  277. * i.MX5x -> coda7
  278. * i.MX6 -> coda960
  279. * Use V4L2_PIX_FMT_YUV420 as placeholder for all supported YUV 4:2:0 variants
  280. */
  281. static struct coda_codec codadx6_codecs[] = {
  282. CODA_CODEC(CODADX6_MODE_ENCODE_H264, V4L2_PIX_FMT_YUV420, V4L2_PIX_FMT_H264, 720, 576),
  283. CODA_CODEC(CODADX6_MODE_ENCODE_MP4, V4L2_PIX_FMT_YUV420, V4L2_PIX_FMT_MPEG4, 720, 576),
  284. };
  285. static struct coda_codec coda7_codecs[] = {
  286. CODA_CODEC(CODA7_MODE_ENCODE_H264, V4L2_PIX_FMT_YUV420, V4L2_PIX_FMT_H264, 1280, 720),
  287. CODA_CODEC(CODA7_MODE_ENCODE_MP4, V4L2_PIX_FMT_YUV420, V4L2_PIX_FMT_MPEG4, 1280, 720),
  288. };
  289. static bool coda_format_is_yuv(u32 fourcc)
  290. {
  291. switch (fourcc) {
  292. case V4L2_PIX_FMT_YUV420:
  293. case V4L2_PIX_FMT_YVU420:
  294. return true;
  295. default:
  296. return false;
  297. }
  298. }
  299. /*
  300. * Normalize all supported YUV 4:2:0 formats to the value used in the codec
  301. * tables.
  302. */
  303. static u32 coda_format_normalize_yuv(u32 fourcc)
  304. {
  305. return coda_format_is_yuv(fourcc) ? V4L2_PIX_FMT_YUV420 : fourcc;
  306. }
  307. static struct coda_codec *coda_find_codec(struct coda_dev *dev, int src_fourcc,
  308. int dst_fourcc)
  309. {
  310. struct coda_codec *codecs = dev->devtype->codecs;
  311. int num_codecs = dev->devtype->num_codecs;
  312. int k;
  313. src_fourcc = coda_format_normalize_yuv(src_fourcc);
  314. dst_fourcc = coda_format_normalize_yuv(dst_fourcc);
  315. if (src_fourcc == dst_fourcc)
  316. return NULL;
  317. for (k = 0; k < num_codecs; k++) {
  318. if (codecs[k].src_fourcc == src_fourcc &&
  319. codecs[k].dst_fourcc == dst_fourcc)
  320. break;
  321. }
  322. if (k == num_codecs)
  323. return NULL;
  324. return &codecs[k];
  325. }
  326. /*
  327. * V4L2 ioctl() operations.
  328. */
  329. static int vidioc_querycap(struct file *file, void *priv,
  330. struct v4l2_capability *cap)
  331. {
  332. strlcpy(cap->driver, CODA_NAME, sizeof(cap->driver));
  333. strlcpy(cap->card, CODA_NAME, sizeof(cap->card));
  334. strlcpy(cap->bus_info, "platform:" CODA_NAME, sizeof(cap->bus_info));
  335. /*
  336. * This is only a mem-to-mem video device. The capture and output
  337. * device capability flags are left only for backward compatibility
  338. * and are scheduled for removal.
  339. */
  340. cap->device_caps = V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_VIDEO_OUTPUT |
  341. V4L2_CAP_VIDEO_M2M | V4L2_CAP_STREAMING;
  342. cap->capabilities = cap->device_caps | V4L2_CAP_DEVICE_CAPS;
  343. return 0;
  344. }
  345. static int enum_fmt(void *priv, struct v4l2_fmtdesc *f,
  346. enum v4l2_buf_type type)
  347. {
  348. struct coda_ctx *ctx = fh_to_ctx(priv);
  349. struct coda_codec *codecs = ctx->dev->devtype->codecs;
  350. struct coda_fmt *formats = coda_formats;
  351. struct coda_fmt *fmt;
  352. int num_codecs = ctx->dev->devtype->num_codecs;
  353. int num_formats = ARRAY_SIZE(coda_formats);
  354. int i, k, num = 0;
  355. for (i = 0; i < num_formats; i++) {
  356. /* Both uncompressed formats are always supported */
  357. if (coda_format_is_yuv(formats[i].fourcc)) {
  358. if (num == f->index)
  359. break;
  360. ++num;
  361. continue;
  362. }
  363. /* Compressed formats may be supported, check the codec list */
  364. for (k = 0; k < num_codecs; k++) {
  365. if (type == V4L2_BUF_TYPE_VIDEO_CAPTURE &&
  366. formats[i].fourcc == codecs[k].dst_fourcc)
  367. break;
  368. if (type == V4L2_BUF_TYPE_VIDEO_OUTPUT &&
  369. formats[i].fourcc == codecs[k].src_fourcc)
  370. break;
  371. }
  372. if (k < num_codecs) {
  373. if (num == f->index)
  374. break;
  375. ++num;
  376. }
  377. }
  378. if (i < num_formats) {
  379. fmt = &formats[i];
  380. strlcpy(f->description, fmt->name, sizeof(f->description));
  381. f->pixelformat = fmt->fourcc;
  382. return 0;
  383. }
  384. /* Format not found */
  385. return -EINVAL;
  386. }
  387. static int vidioc_enum_fmt_vid_cap(struct file *file, void *priv,
  388. struct v4l2_fmtdesc *f)
  389. {
  390. return enum_fmt(priv, f, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  391. }
  392. static int vidioc_enum_fmt_vid_out(struct file *file, void *priv,
  393. struct v4l2_fmtdesc *f)
  394. {
  395. return enum_fmt(priv, f, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  396. }
  397. static int vidioc_g_fmt(struct file *file, void *priv, struct v4l2_format *f)
  398. {
  399. struct vb2_queue *vq;
  400. struct coda_q_data *q_data;
  401. struct coda_ctx *ctx = fh_to_ctx(priv);
  402. vq = v4l2_m2m_get_vq(ctx->m2m_ctx, f->type);
  403. if (!vq)
  404. return -EINVAL;
  405. q_data = get_q_data(ctx, f->type);
  406. f->fmt.pix.field = V4L2_FIELD_NONE;
  407. f->fmt.pix.pixelformat = q_data->fourcc;
  408. f->fmt.pix.width = q_data->width;
  409. f->fmt.pix.height = q_data->height;
  410. if (coda_format_is_yuv(f->fmt.pix.pixelformat))
  411. f->fmt.pix.bytesperline = round_up(f->fmt.pix.width, 2);
  412. else /* encoded formats h.264/mpeg4 */
  413. f->fmt.pix.bytesperline = 0;
  414. f->fmt.pix.sizeimage = q_data->sizeimage;
  415. f->fmt.pix.colorspace = ctx->colorspace;
  416. return 0;
  417. }
  418. static int vidioc_try_fmt(struct coda_codec *codec, struct v4l2_format *f)
  419. {
  420. unsigned int max_w, max_h;
  421. enum v4l2_field field;
  422. field = f->fmt.pix.field;
  423. if (field == V4L2_FIELD_ANY)
  424. field = V4L2_FIELD_NONE;
  425. else if (V4L2_FIELD_NONE != field)
  426. return -EINVAL;
  427. /* V4L2 specification suggests the driver corrects the format struct
  428. * if any of the dimensions is unsupported */
  429. f->fmt.pix.field = field;
  430. if (codec) {
  431. max_w = codec->max_w;
  432. max_h = codec->max_h;
  433. } else {
  434. max_w = MAX_W;
  435. max_h = MAX_H;
  436. }
  437. v4l_bound_align_image(&f->fmt.pix.width, MIN_W, max_w,
  438. W_ALIGN, &f->fmt.pix.height,
  439. MIN_H, max_h, H_ALIGN, S_ALIGN);
  440. if (coda_format_is_yuv(f->fmt.pix.pixelformat)) {
  441. /* Frame stride must be multiple of 8 */
  442. f->fmt.pix.bytesperline = round_up(f->fmt.pix.width, 8);
  443. f->fmt.pix.sizeimage = f->fmt.pix.bytesperline *
  444. f->fmt.pix.height * 3 / 2;
  445. } else { /*encoded formats h.264/mpeg4 */
  446. f->fmt.pix.bytesperline = 0;
  447. f->fmt.pix.sizeimage = CODA_MAX_FRAME_SIZE;
  448. }
  449. return 0;
  450. }
  451. static int vidioc_try_fmt_vid_cap(struct file *file, void *priv,
  452. struct v4l2_format *f)
  453. {
  454. struct coda_ctx *ctx = fh_to_ctx(priv);
  455. struct coda_codec *codec = NULL;
  456. /* Determine codec by the encoded format */
  457. codec = coda_find_codec(ctx->dev, V4L2_PIX_FMT_YUV420,
  458. f->fmt.pix.pixelformat);
  459. f->fmt.pix.colorspace = ctx->colorspace;
  460. return vidioc_try_fmt(codec, f);
  461. }
  462. static int vidioc_try_fmt_vid_out(struct file *file, void *priv,
  463. struct v4l2_format *f)
  464. {
  465. struct coda_ctx *ctx = fh_to_ctx(priv);
  466. struct coda_codec *codec;
  467. /* Determine codec by encoded format, returns NULL if raw or invalid */
  468. codec = coda_find_codec(ctx->dev, f->fmt.pix.pixelformat,
  469. V4L2_PIX_FMT_YUV420);
  470. if (!f->fmt.pix.colorspace)
  471. f->fmt.pix.colorspace = V4L2_COLORSPACE_REC709;
  472. return vidioc_try_fmt(codec, f);
  473. }
  474. static int vidioc_s_fmt(struct coda_ctx *ctx, struct v4l2_format *f)
  475. {
  476. struct coda_q_data *q_data;
  477. struct vb2_queue *vq;
  478. vq = v4l2_m2m_get_vq(ctx->m2m_ctx, f->type);
  479. if (!vq)
  480. return -EINVAL;
  481. q_data = get_q_data(ctx, f->type);
  482. if (!q_data)
  483. return -EINVAL;
  484. if (vb2_is_busy(vq)) {
  485. v4l2_err(&ctx->dev->v4l2_dev, "%s queue busy\n", __func__);
  486. return -EBUSY;
  487. }
  488. q_data->fourcc = f->fmt.pix.pixelformat;
  489. q_data->width = f->fmt.pix.width;
  490. q_data->height = f->fmt.pix.height;
  491. q_data->sizeimage = f->fmt.pix.sizeimage;
  492. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  493. "Setting format for type %d, wxh: %dx%d, fmt: %d\n",
  494. f->type, q_data->width, q_data->height, q_data->fourcc);
  495. return 0;
  496. }
  497. static int vidioc_s_fmt_vid_cap(struct file *file, void *priv,
  498. struct v4l2_format *f)
  499. {
  500. struct coda_ctx *ctx = fh_to_ctx(priv);
  501. int ret;
  502. ret = vidioc_try_fmt_vid_cap(file, priv, f);
  503. if (ret)
  504. return ret;
  505. return vidioc_s_fmt(ctx, f);
  506. }
  507. static int vidioc_s_fmt_vid_out(struct file *file, void *priv,
  508. struct v4l2_format *f)
  509. {
  510. struct coda_ctx *ctx = fh_to_ctx(priv);
  511. int ret;
  512. ret = vidioc_try_fmt_vid_out(file, priv, f);
  513. if (ret)
  514. return ret;
  515. ret = vidioc_s_fmt(ctx, f);
  516. if (ret)
  517. ctx->colorspace = f->fmt.pix.colorspace;
  518. return ret;
  519. }
  520. static int vidioc_reqbufs(struct file *file, void *priv,
  521. struct v4l2_requestbuffers *reqbufs)
  522. {
  523. struct coda_ctx *ctx = fh_to_ctx(priv);
  524. return v4l2_m2m_reqbufs(file, ctx->m2m_ctx, reqbufs);
  525. }
  526. static int vidioc_querybuf(struct file *file, void *priv,
  527. struct v4l2_buffer *buf)
  528. {
  529. struct coda_ctx *ctx = fh_to_ctx(priv);
  530. return v4l2_m2m_querybuf(file, ctx->m2m_ctx, buf);
  531. }
  532. static int vidioc_qbuf(struct file *file, void *priv, struct v4l2_buffer *buf)
  533. {
  534. struct coda_ctx *ctx = fh_to_ctx(priv);
  535. return v4l2_m2m_qbuf(file, ctx->m2m_ctx, buf);
  536. }
  537. static int vidioc_expbuf(struct file *file, void *priv,
  538. struct v4l2_exportbuffer *eb)
  539. {
  540. struct coda_ctx *ctx = fh_to_ctx(priv);
  541. return v4l2_m2m_expbuf(file, ctx->m2m_ctx, eb);
  542. }
  543. static int vidioc_dqbuf(struct file *file, void *priv, struct v4l2_buffer *buf)
  544. {
  545. struct coda_ctx *ctx = fh_to_ctx(priv);
  546. return v4l2_m2m_dqbuf(file, ctx->m2m_ctx, buf);
  547. }
  548. static int vidioc_create_bufs(struct file *file, void *priv,
  549. struct v4l2_create_buffers *create)
  550. {
  551. struct coda_ctx *ctx = fh_to_ctx(priv);
  552. return v4l2_m2m_create_bufs(file, ctx->m2m_ctx, create);
  553. }
  554. static int vidioc_streamon(struct file *file, void *priv,
  555. enum v4l2_buf_type type)
  556. {
  557. struct coda_ctx *ctx = fh_to_ctx(priv);
  558. return v4l2_m2m_streamon(file, ctx->m2m_ctx, type);
  559. }
  560. static int vidioc_streamoff(struct file *file, void *priv,
  561. enum v4l2_buf_type type)
  562. {
  563. struct coda_ctx *ctx = fh_to_ctx(priv);
  564. return v4l2_m2m_streamoff(file, ctx->m2m_ctx, type);
  565. }
  566. static const struct v4l2_ioctl_ops coda_ioctl_ops = {
  567. .vidioc_querycap = vidioc_querycap,
  568. .vidioc_enum_fmt_vid_cap = vidioc_enum_fmt_vid_cap,
  569. .vidioc_g_fmt_vid_cap = vidioc_g_fmt,
  570. .vidioc_try_fmt_vid_cap = vidioc_try_fmt_vid_cap,
  571. .vidioc_s_fmt_vid_cap = vidioc_s_fmt_vid_cap,
  572. .vidioc_enum_fmt_vid_out = vidioc_enum_fmt_vid_out,
  573. .vidioc_g_fmt_vid_out = vidioc_g_fmt,
  574. .vidioc_try_fmt_vid_out = vidioc_try_fmt_vid_out,
  575. .vidioc_s_fmt_vid_out = vidioc_s_fmt_vid_out,
  576. .vidioc_reqbufs = vidioc_reqbufs,
  577. .vidioc_querybuf = vidioc_querybuf,
  578. .vidioc_qbuf = vidioc_qbuf,
  579. .vidioc_expbuf = vidioc_expbuf,
  580. .vidioc_dqbuf = vidioc_dqbuf,
  581. .vidioc_create_bufs = vidioc_create_bufs,
  582. .vidioc_streamon = vidioc_streamon,
  583. .vidioc_streamoff = vidioc_streamoff,
  584. };
  585. static inline int coda_get_bitstream_payload(struct coda_ctx *ctx)
  586. {
  587. return kfifo_len(&ctx->bitstream_fifo);
  588. }
  589. static void coda_kfifo_sync_from_device(struct coda_ctx *ctx)
  590. {
  591. struct __kfifo *kfifo = &ctx->bitstream_fifo.kfifo;
  592. struct coda_dev *dev = ctx->dev;
  593. u32 rd_ptr;
  594. rd_ptr = coda_read(dev, CODA_REG_BIT_RD_PTR(ctx->reg_idx));
  595. kfifo->out = (kfifo->in & ~kfifo->mask) |
  596. (rd_ptr - ctx->bitstream.paddr);
  597. if (kfifo->out > kfifo->in)
  598. kfifo->out -= kfifo->mask + 1;
  599. }
  600. static void coda_kfifo_sync_to_device_full(struct coda_ctx *ctx)
  601. {
  602. struct __kfifo *kfifo = &ctx->bitstream_fifo.kfifo;
  603. struct coda_dev *dev = ctx->dev;
  604. u32 rd_ptr, wr_ptr;
  605. rd_ptr = ctx->bitstream.paddr + (kfifo->out & kfifo->mask);
  606. coda_write(dev, rd_ptr, CODA_REG_BIT_RD_PTR(ctx->reg_idx));
  607. wr_ptr = ctx->bitstream.paddr + (kfifo->in & kfifo->mask);
  608. coda_write(dev, wr_ptr, CODA_REG_BIT_WR_PTR(ctx->reg_idx));
  609. }
  610. static void coda_kfifo_sync_to_device_write(struct coda_ctx *ctx)
  611. {
  612. struct __kfifo *kfifo = &ctx->bitstream_fifo.kfifo;
  613. struct coda_dev *dev = ctx->dev;
  614. u32 wr_ptr;
  615. wr_ptr = ctx->bitstream.paddr + (kfifo->in & kfifo->mask);
  616. coda_write(dev, wr_ptr, CODA_REG_BIT_WR_PTR(ctx->reg_idx));
  617. }
  618. static int coda_bitstream_queue(struct coda_ctx *ctx, struct vb2_buffer *src_buf)
  619. {
  620. u32 src_size = vb2_get_plane_payload(src_buf, 0);
  621. u32 n;
  622. n = kfifo_in(&ctx->bitstream_fifo, vb2_plane_vaddr(src_buf, 0), src_size);
  623. if (n < src_size)
  624. return -ENOSPC;
  625. dma_sync_single_for_device(&ctx->dev->plat_dev->dev, ctx->bitstream.paddr,
  626. ctx->bitstream.size, DMA_TO_DEVICE);
  627. ctx->qsequence++;
  628. return 0;
  629. }
  630. static bool coda_bitstream_try_queue(struct coda_ctx *ctx,
  631. struct vb2_buffer *src_buf)
  632. {
  633. int ret;
  634. if (coda_get_bitstream_payload(ctx) +
  635. vb2_get_plane_payload(src_buf, 0) + 512 >= ctx->bitstream.size)
  636. return false;
  637. if (vb2_plane_vaddr(src_buf, 0) == NULL) {
  638. v4l2_err(&ctx->dev->v4l2_dev, "trying to queue empty buffer\n");
  639. return true;
  640. }
  641. ret = coda_bitstream_queue(ctx, src_buf);
  642. if (ret < 0) {
  643. v4l2_err(&ctx->dev->v4l2_dev, "bitstream buffer overflow\n");
  644. return false;
  645. }
  646. /* Sync read pointer to device */
  647. if (ctx == v4l2_m2m_get_curr_priv(ctx->dev->m2m_dev))
  648. coda_kfifo_sync_to_device_write(ctx);
  649. return true;
  650. }
  651. static void coda_fill_bitstream(struct coda_ctx *ctx)
  652. {
  653. struct vb2_buffer *src_buf;
  654. while (v4l2_m2m_num_src_bufs_ready(ctx->m2m_ctx) > 0) {
  655. src_buf = v4l2_m2m_next_src_buf(ctx->m2m_ctx);
  656. if (coda_bitstream_try_queue(ctx, src_buf)) {
  657. src_buf = v4l2_m2m_src_buf_remove(ctx->m2m_ctx);
  658. v4l2_m2m_buf_done(src_buf, VB2_BUF_STATE_DONE);
  659. } else {
  660. break;
  661. }
  662. }
  663. }
  664. /*
  665. * Mem-to-mem operations.
  666. */
  667. static void coda_prepare_encode(struct coda_ctx *ctx)
  668. {
  669. struct coda_q_data *q_data_src, *q_data_dst;
  670. struct vb2_buffer *src_buf, *dst_buf;
  671. struct coda_dev *dev = ctx->dev;
  672. int force_ipicture;
  673. int quant_param = 0;
  674. u32 picture_y, picture_cb, picture_cr;
  675. u32 pic_stream_buffer_addr, pic_stream_buffer_size;
  676. u32 dst_fourcc;
  677. src_buf = v4l2_m2m_next_src_buf(ctx->m2m_ctx);
  678. dst_buf = v4l2_m2m_next_dst_buf(ctx->m2m_ctx);
  679. q_data_src = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  680. q_data_dst = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  681. dst_fourcc = q_data_dst->fourcc;
  682. src_buf->v4l2_buf.sequence = ctx->isequence;
  683. dst_buf->v4l2_buf.sequence = ctx->isequence;
  684. ctx->isequence++;
  685. /*
  686. * Workaround coda firmware BUG that only marks the first
  687. * frame as IDR. This is a problem for some decoders that can't
  688. * recover when a frame is lost.
  689. */
  690. if (src_buf->v4l2_buf.sequence % ctx->params.gop_size) {
  691. src_buf->v4l2_buf.flags |= V4L2_BUF_FLAG_PFRAME;
  692. src_buf->v4l2_buf.flags &= ~V4L2_BUF_FLAG_KEYFRAME;
  693. } else {
  694. src_buf->v4l2_buf.flags |= V4L2_BUF_FLAG_KEYFRAME;
  695. src_buf->v4l2_buf.flags &= ~V4L2_BUF_FLAG_PFRAME;
  696. }
  697. /*
  698. * Copy headers at the beginning of the first frame for H.264 only.
  699. * In MPEG4 they are already copied by the coda.
  700. */
  701. if (src_buf->v4l2_buf.sequence == 0) {
  702. pic_stream_buffer_addr =
  703. vb2_dma_contig_plane_dma_addr(dst_buf, 0) +
  704. ctx->vpu_header_size[0] +
  705. ctx->vpu_header_size[1] +
  706. ctx->vpu_header_size[2];
  707. pic_stream_buffer_size = CODA_MAX_FRAME_SIZE -
  708. ctx->vpu_header_size[0] -
  709. ctx->vpu_header_size[1] -
  710. ctx->vpu_header_size[2];
  711. memcpy(vb2_plane_vaddr(dst_buf, 0),
  712. &ctx->vpu_header[0][0], ctx->vpu_header_size[0]);
  713. memcpy(vb2_plane_vaddr(dst_buf, 0) + ctx->vpu_header_size[0],
  714. &ctx->vpu_header[1][0], ctx->vpu_header_size[1]);
  715. memcpy(vb2_plane_vaddr(dst_buf, 0) + ctx->vpu_header_size[0] +
  716. ctx->vpu_header_size[1], &ctx->vpu_header[2][0],
  717. ctx->vpu_header_size[2]);
  718. } else {
  719. pic_stream_buffer_addr =
  720. vb2_dma_contig_plane_dma_addr(dst_buf, 0);
  721. pic_stream_buffer_size = CODA_MAX_FRAME_SIZE;
  722. }
  723. if (src_buf->v4l2_buf.flags & V4L2_BUF_FLAG_KEYFRAME) {
  724. force_ipicture = 1;
  725. switch (dst_fourcc) {
  726. case V4L2_PIX_FMT_H264:
  727. quant_param = ctx->params.h264_intra_qp;
  728. break;
  729. case V4L2_PIX_FMT_MPEG4:
  730. quant_param = ctx->params.mpeg4_intra_qp;
  731. break;
  732. default:
  733. v4l2_warn(&ctx->dev->v4l2_dev,
  734. "cannot set intra qp, fmt not supported\n");
  735. break;
  736. }
  737. } else {
  738. force_ipicture = 0;
  739. switch (dst_fourcc) {
  740. case V4L2_PIX_FMT_H264:
  741. quant_param = ctx->params.h264_inter_qp;
  742. break;
  743. case V4L2_PIX_FMT_MPEG4:
  744. quant_param = ctx->params.mpeg4_inter_qp;
  745. break;
  746. default:
  747. v4l2_warn(&ctx->dev->v4l2_dev,
  748. "cannot set inter qp, fmt not supported\n");
  749. break;
  750. }
  751. }
  752. /* submit */
  753. coda_write(dev, CODA_ROT_MIR_ENABLE | ctx->params.rot_mode, CODA_CMD_ENC_PIC_ROT_MODE);
  754. coda_write(dev, quant_param, CODA_CMD_ENC_PIC_QS);
  755. picture_y = vb2_dma_contig_plane_dma_addr(src_buf, 0);
  756. switch (q_data_src->fourcc) {
  757. case V4L2_PIX_FMT_YVU420:
  758. /* Switch Cb and Cr for YVU420 format */
  759. picture_cr = picture_y + q_data_src->width * q_data_src->height;
  760. picture_cb = picture_cr + q_data_src->width / 2 *
  761. q_data_src->height / 2;
  762. break;
  763. case V4L2_PIX_FMT_YUV420:
  764. default:
  765. picture_cb = picture_y + q_data_src->width * q_data_src->height;
  766. picture_cr = picture_cb + q_data_src->width / 2 *
  767. q_data_src->height / 2;
  768. break;
  769. }
  770. coda_write(dev, picture_y, CODA_CMD_ENC_PIC_SRC_ADDR_Y);
  771. coda_write(dev, picture_cb, CODA_CMD_ENC_PIC_SRC_ADDR_CB);
  772. coda_write(dev, picture_cr, CODA_CMD_ENC_PIC_SRC_ADDR_CR);
  773. coda_write(dev, force_ipicture << 1 & 0x2,
  774. CODA_CMD_ENC_PIC_OPTION);
  775. coda_write(dev, pic_stream_buffer_addr, CODA_CMD_ENC_PIC_BB_START);
  776. coda_write(dev, pic_stream_buffer_size / 1024,
  777. CODA_CMD_ENC_PIC_BB_SIZE);
  778. }
  779. static void coda_device_run(void *m2m_priv)
  780. {
  781. struct coda_ctx *ctx = m2m_priv;
  782. struct coda_dev *dev = ctx->dev;
  783. mutex_lock(&dev->coda_mutex);
  784. coda_prepare_encode(ctx);
  785. if (dev->devtype->product == CODA_7541) {
  786. coda_write(dev, CODA7_USE_BIT_ENABLE | CODA7_USE_HOST_BIT_ENABLE |
  787. CODA7_USE_ME_ENABLE | CODA7_USE_HOST_ME_ENABLE,
  788. CODA7_REG_BIT_AXI_SRAM_USE);
  789. }
  790. if (dev->devtype->product != CODA_DX6)
  791. coda_write(dev, ctx->iram_info.axi_sram_use,
  792. CODA7_REG_BIT_AXI_SRAM_USE);
  793. /* 1 second timeout in case CODA locks up */
  794. schedule_delayed_work(&dev->timeout, HZ);
  795. coda_command_async(ctx, CODA_COMMAND_PIC_RUN);
  796. }
  797. static int coda_job_ready(void *m2m_priv)
  798. {
  799. struct coda_ctx *ctx = m2m_priv;
  800. /*
  801. * For both 'P' and 'key' frame cases 1 picture
  802. * and 1 frame are needed. In the decoder case,
  803. * the compressed frame can be in the bitstream.
  804. */
  805. if (!v4l2_m2m_num_src_bufs_ready(ctx->m2m_ctx) &&
  806. ctx->inst_type != CODA_INST_DECODER) {
  807. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  808. "not ready: not enough video buffers.\n");
  809. return 0;
  810. }
  811. if (!v4l2_m2m_num_dst_bufs_ready(ctx->m2m_ctx)) {
  812. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  813. "not ready: not enough video capture buffers.\n");
  814. return 0;
  815. }
  816. if (ctx->aborting) {
  817. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  818. "not ready: aborting\n");
  819. return 0;
  820. }
  821. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  822. "job ready\n");
  823. return 1;
  824. }
  825. static void coda_job_abort(void *priv)
  826. {
  827. struct coda_ctx *ctx = priv;
  828. ctx->aborting = 1;
  829. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  830. "Aborting task\n");
  831. }
  832. static void coda_lock(void *m2m_priv)
  833. {
  834. struct coda_ctx *ctx = m2m_priv;
  835. struct coda_dev *pcdev = ctx->dev;
  836. mutex_lock(&pcdev->dev_mutex);
  837. }
  838. static void coda_unlock(void *m2m_priv)
  839. {
  840. struct coda_ctx *ctx = m2m_priv;
  841. struct coda_dev *pcdev = ctx->dev;
  842. mutex_unlock(&pcdev->dev_mutex);
  843. }
  844. static struct v4l2_m2m_ops coda_m2m_ops = {
  845. .device_run = coda_device_run,
  846. .job_ready = coda_job_ready,
  847. .job_abort = coda_job_abort,
  848. .lock = coda_lock,
  849. .unlock = coda_unlock,
  850. };
  851. static void set_default_params(struct coda_ctx *ctx)
  852. {
  853. int max_w;
  854. int max_h;
  855. ctx->codec = &ctx->dev->devtype->codecs[0];
  856. max_w = ctx->codec->max_w;
  857. max_h = ctx->codec->max_h;
  858. ctx->params.codec_mode = CODA_MODE_INVALID;
  859. ctx->colorspace = V4L2_COLORSPACE_REC709;
  860. ctx->params.framerate = 30;
  861. ctx->aborting = 0;
  862. /* Default formats for output and input queues */
  863. ctx->q_data[V4L2_M2M_SRC].fourcc = ctx->codec->src_fourcc;
  864. ctx->q_data[V4L2_M2M_DST].fourcc = ctx->codec->dst_fourcc;
  865. ctx->q_data[V4L2_M2M_SRC].width = max_w;
  866. ctx->q_data[V4L2_M2M_SRC].height = max_h;
  867. ctx->q_data[V4L2_M2M_SRC].sizeimage = (max_w * max_h * 3) / 2;
  868. ctx->q_data[V4L2_M2M_DST].width = max_w;
  869. ctx->q_data[V4L2_M2M_DST].height = max_h;
  870. ctx->q_data[V4L2_M2M_DST].sizeimage = CODA_MAX_FRAME_SIZE;
  871. }
  872. /*
  873. * Queue operations
  874. */
  875. static int coda_queue_setup(struct vb2_queue *vq,
  876. const struct v4l2_format *fmt,
  877. unsigned int *nbuffers, unsigned int *nplanes,
  878. unsigned int sizes[], void *alloc_ctxs[])
  879. {
  880. struct coda_ctx *ctx = vb2_get_drv_priv(vq);
  881. struct coda_q_data *q_data;
  882. unsigned int size;
  883. q_data = get_q_data(ctx, vq->type);
  884. size = q_data->sizeimage;
  885. *nplanes = 1;
  886. sizes[0] = size;
  887. alloc_ctxs[0] = ctx->dev->alloc_ctx;
  888. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  889. "get %d buffer(s) of size %d each.\n", *nbuffers, size);
  890. return 0;
  891. }
  892. static int coda_buf_prepare(struct vb2_buffer *vb)
  893. {
  894. struct coda_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  895. struct coda_q_data *q_data;
  896. q_data = get_q_data(ctx, vb->vb2_queue->type);
  897. if (vb2_plane_size(vb, 0) < q_data->sizeimage) {
  898. v4l2_warn(&ctx->dev->v4l2_dev,
  899. "%s data will not fit into plane (%lu < %lu)\n",
  900. __func__, vb2_plane_size(vb, 0),
  901. (long)q_data->sizeimage);
  902. return -EINVAL;
  903. }
  904. return 0;
  905. }
  906. static void coda_buf_queue(struct vb2_buffer *vb)
  907. {
  908. struct coda_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  909. v4l2_m2m_buf_queue(ctx->m2m_ctx, vb);
  910. }
  911. static void coda_wait_prepare(struct vb2_queue *q)
  912. {
  913. struct coda_ctx *ctx = vb2_get_drv_priv(q);
  914. coda_unlock(ctx);
  915. }
  916. static void coda_wait_finish(struct vb2_queue *q)
  917. {
  918. struct coda_ctx *ctx = vb2_get_drv_priv(q);
  919. coda_lock(ctx);
  920. }
  921. static void coda_parabuf_write(struct coda_ctx *ctx, int index, u32 value)
  922. {
  923. struct coda_dev *dev = ctx->dev;
  924. u32 *p = ctx->parabuf.vaddr;
  925. if (dev->devtype->product == CODA_DX6)
  926. p[index] = value;
  927. else
  928. p[index ^ 1] = value;
  929. }
  930. static int coda_alloc_aux_buf(struct coda_dev *dev,
  931. struct coda_aux_buf *buf, size_t size)
  932. {
  933. buf->vaddr = dma_alloc_coherent(&dev->plat_dev->dev, size, &buf->paddr,
  934. GFP_KERNEL);
  935. if (!buf->vaddr)
  936. return -ENOMEM;
  937. buf->size = size;
  938. return 0;
  939. }
  940. static inline int coda_alloc_context_buf(struct coda_ctx *ctx,
  941. struct coda_aux_buf *buf, size_t size)
  942. {
  943. return coda_alloc_aux_buf(ctx->dev, buf, size);
  944. }
  945. static void coda_free_aux_buf(struct coda_dev *dev,
  946. struct coda_aux_buf *buf)
  947. {
  948. if (buf->vaddr) {
  949. dma_free_coherent(&dev->plat_dev->dev, buf->size,
  950. buf->vaddr, buf->paddr);
  951. buf->vaddr = NULL;
  952. buf->size = 0;
  953. }
  954. }
  955. static void coda_free_framebuffers(struct coda_ctx *ctx)
  956. {
  957. int i;
  958. for (i = 0; i < CODA_MAX_FRAMEBUFFERS; i++)
  959. coda_free_aux_buf(ctx->dev, &ctx->internal_frames[i]);
  960. }
  961. static int coda_alloc_framebuffers(struct coda_ctx *ctx, struct coda_q_data *q_data, u32 fourcc)
  962. {
  963. struct coda_dev *dev = ctx->dev;
  964. int height = q_data->height;
  965. dma_addr_t paddr;
  966. int ysize;
  967. int ret;
  968. int i;
  969. if (ctx->codec && ctx->codec->src_fourcc == V4L2_PIX_FMT_H264)
  970. height = round_up(height, 16);
  971. ysize = round_up(q_data->width, 8) * height;
  972. /* Allocate frame buffers */
  973. for (i = 0; i < ctx->num_internal_frames; i++) {
  974. size_t size;
  975. size = q_data->sizeimage;
  976. if (ctx->codec->src_fourcc == V4L2_PIX_FMT_H264 &&
  977. dev->devtype->product != CODA_DX6)
  978. ctx->internal_frames[i].size += ysize/4;
  979. ret = coda_alloc_context_buf(ctx, &ctx->internal_frames[i], size);
  980. if (ret < 0) {
  981. coda_free_framebuffers(ctx);
  982. return ret;
  983. }
  984. }
  985. /* Register frame buffers in the parameter buffer */
  986. for (i = 0; i < ctx->num_internal_frames; i++) {
  987. paddr = ctx->internal_frames[i].paddr;
  988. coda_parabuf_write(ctx, i * 3 + 0, paddr); /* Y */
  989. coda_parabuf_write(ctx, i * 3 + 1, paddr + ysize); /* Cb */
  990. coda_parabuf_write(ctx, i * 3 + 2, paddr + ysize + ysize/4); /* Cr */
  991. /* mvcol buffer for h.264 */
  992. if (ctx->codec->src_fourcc == V4L2_PIX_FMT_H264 &&
  993. dev->devtype->product != CODA_DX6)
  994. coda_parabuf_write(ctx, 96 + i,
  995. ctx->internal_frames[i].paddr +
  996. ysize + ysize/4 + ysize/4);
  997. }
  998. /* mvcol buffer for mpeg4 */
  999. if ((dev->devtype->product != CODA_DX6) &&
  1000. (ctx->codec->src_fourcc == V4L2_PIX_FMT_MPEG4))
  1001. coda_parabuf_write(ctx, 97, ctx->internal_frames[i].paddr +
  1002. ysize + ysize/4 + ysize/4);
  1003. return 0;
  1004. }
  1005. static int coda_h264_padding(int size, char *p)
  1006. {
  1007. int nal_size;
  1008. int diff;
  1009. diff = size - (size & ~0x7);
  1010. if (diff == 0)
  1011. return 0;
  1012. nal_size = coda_filler_size[diff];
  1013. memcpy(p, coda_filler_nal, nal_size);
  1014. /* Add rbsp stop bit and trailing at the end */
  1015. *(p + nal_size - 1) = 0x80;
  1016. return nal_size;
  1017. }
  1018. static void coda_setup_iram(struct coda_ctx *ctx)
  1019. {
  1020. struct coda_iram_info *iram_info = &ctx->iram_info;
  1021. struct coda_dev *dev = ctx->dev;
  1022. int ipacdc_size;
  1023. int bitram_size;
  1024. int dbk_size;
  1025. int ovl_size;
  1026. int mb_width;
  1027. int me_size;
  1028. int size;
  1029. memset(iram_info, 0, sizeof(*iram_info));
  1030. size = dev->iram_size;
  1031. if (dev->devtype->product == CODA_DX6)
  1032. return;
  1033. if (ctx->inst_type == CODA_INST_ENCODER) {
  1034. struct coda_q_data *q_data_src;
  1035. q_data_src = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  1036. mb_width = DIV_ROUND_UP(q_data_src->width, 16);
  1037. /* Prioritize in case IRAM is too small for everything */
  1038. me_size = round_up(round_up(q_data_src->width, 16) * 36 + 2048,
  1039. 1024);
  1040. iram_info->search_ram_size = me_size;
  1041. if (size >= iram_info->search_ram_size) {
  1042. if (dev->devtype->product == CODA_7541)
  1043. iram_info->axi_sram_use |= CODA7_USE_HOST_ME_ENABLE;
  1044. iram_info->search_ram_paddr = dev->iram_paddr;
  1045. size -= iram_info->search_ram_size;
  1046. } else {
  1047. pr_err("IRAM is smaller than the search ram size\n");
  1048. goto out;
  1049. }
  1050. /* Only H.264BP and H.263P3 are considered */
  1051. dbk_size = round_up(128 * mb_width, 1024);
  1052. if (size >= dbk_size) {
  1053. iram_info->axi_sram_use |= CODA7_USE_HOST_DBK_ENABLE;
  1054. iram_info->buf_dbk_y_use = dev->iram_paddr +
  1055. iram_info->search_ram_size;
  1056. iram_info->buf_dbk_c_use = iram_info->buf_dbk_y_use +
  1057. dbk_size / 2;
  1058. size -= dbk_size;
  1059. } else {
  1060. goto out;
  1061. }
  1062. bitram_size = round_up(128 * mb_width, 1024);
  1063. if (size >= bitram_size) {
  1064. iram_info->axi_sram_use |= CODA7_USE_HOST_BIT_ENABLE;
  1065. iram_info->buf_bit_use = iram_info->buf_dbk_c_use +
  1066. dbk_size / 2;
  1067. size -= bitram_size;
  1068. } else {
  1069. goto out;
  1070. }
  1071. ipacdc_size = round_up(128 * mb_width, 1024);
  1072. if (size >= ipacdc_size) {
  1073. iram_info->axi_sram_use |= CODA7_USE_HOST_IP_ENABLE;
  1074. iram_info->buf_ip_ac_dc_use = iram_info->buf_bit_use +
  1075. bitram_size;
  1076. size -= ipacdc_size;
  1077. }
  1078. /* OVL and BTP disabled for encoder */
  1079. } else if (ctx->inst_type == CODA_INST_DECODER) {
  1080. struct coda_q_data *q_data_dst;
  1081. int mb_height;
  1082. q_data_dst = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  1083. mb_width = DIV_ROUND_UP(q_data_dst->width, 16);
  1084. mb_height = DIV_ROUND_UP(q_data_dst->height, 16);
  1085. dbk_size = round_up(256 * mb_width, 1024);
  1086. if (size >= dbk_size) {
  1087. iram_info->axi_sram_use |= CODA7_USE_HOST_DBK_ENABLE;
  1088. iram_info->buf_dbk_y_use = dev->iram_paddr;
  1089. iram_info->buf_dbk_c_use = dev->iram_paddr +
  1090. dbk_size / 2;
  1091. size -= dbk_size;
  1092. } else {
  1093. goto out;
  1094. }
  1095. bitram_size = round_up(128 * mb_width, 1024);
  1096. if (size >= bitram_size) {
  1097. iram_info->axi_sram_use |= CODA7_USE_HOST_BIT_ENABLE;
  1098. iram_info->buf_bit_use = iram_info->buf_dbk_c_use +
  1099. dbk_size / 2;
  1100. size -= bitram_size;
  1101. } else {
  1102. goto out;
  1103. }
  1104. ipacdc_size = round_up(128 * mb_width, 1024);
  1105. if (size >= ipacdc_size) {
  1106. iram_info->axi_sram_use |= CODA7_USE_HOST_IP_ENABLE;
  1107. iram_info->buf_ip_ac_dc_use = iram_info->buf_bit_use +
  1108. bitram_size;
  1109. size -= ipacdc_size;
  1110. } else {
  1111. goto out;
  1112. }
  1113. ovl_size = round_up(80 * mb_width, 1024);
  1114. }
  1115. out:
  1116. switch (dev->devtype->product) {
  1117. case CODA_DX6:
  1118. break;
  1119. case CODA_7541:
  1120. /* i.MX53 uses secondary AXI for IRAM access */
  1121. if (iram_info->axi_sram_use & CODA7_USE_HOST_BIT_ENABLE)
  1122. iram_info->axi_sram_use |= CODA7_USE_BIT_ENABLE;
  1123. if (iram_info->axi_sram_use & CODA7_USE_HOST_IP_ENABLE)
  1124. iram_info->axi_sram_use |= CODA7_USE_IP_ENABLE;
  1125. if (iram_info->axi_sram_use & CODA7_USE_HOST_DBK_ENABLE)
  1126. iram_info->axi_sram_use |= CODA7_USE_DBK_ENABLE;
  1127. if (iram_info->axi_sram_use & CODA7_USE_HOST_OVL_ENABLE)
  1128. iram_info->axi_sram_use |= CODA7_USE_OVL_ENABLE;
  1129. if (iram_info->axi_sram_use & CODA7_USE_HOST_ME_ENABLE)
  1130. iram_info->axi_sram_use |= CODA7_USE_ME_ENABLE;
  1131. }
  1132. if (!(iram_info->axi_sram_use & CODA7_USE_HOST_IP_ENABLE))
  1133. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1134. "IRAM smaller than needed\n");
  1135. if (dev->devtype->product == CODA_7541) {
  1136. /* TODO - Enabling these causes picture errors on CODA7541 */
  1137. if (ctx->inst_type == CODA_INST_DECODER) {
  1138. /* fw 1.4.50 */
  1139. iram_info->axi_sram_use &= ~(CODA7_USE_HOST_IP_ENABLE |
  1140. CODA7_USE_IP_ENABLE);
  1141. } else {
  1142. /* fw 13.4.29 */
  1143. iram_info->axi_sram_use &= ~(CODA7_USE_HOST_IP_ENABLE |
  1144. CODA7_USE_HOST_DBK_ENABLE |
  1145. CODA7_USE_IP_ENABLE |
  1146. CODA7_USE_DBK_ENABLE);
  1147. }
  1148. }
  1149. }
  1150. static void coda_free_context_buffers(struct coda_ctx *ctx)
  1151. {
  1152. struct coda_dev *dev = ctx->dev;
  1153. if (dev->devtype->product != CODA_DX6)
  1154. coda_free_aux_buf(dev, &ctx->workbuf);
  1155. }
  1156. static int coda_alloc_context_buffers(struct coda_ctx *ctx,
  1157. struct coda_q_data *q_data)
  1158. {
  1159. struct coda_dev *dev = ctx->dev;
  1160. size_t size;
  1161. int ret;
  1162. switch (dev->devtype->product) {
  1163. case CODA_7541:
  1164. size = CODA7_WORK_BUF_SIZE;
  1165. break;
  1166. default:
  1167. return 0;
  1168. }
  1169. if (ctx->workbuf.vaddr) {
  1170. v4l2_err(&dev->v4l2_dev, "context buffer still allocated\n");
  1171. ret = -EBUSY;
  1172. return -ENOMEM;
  1173. }
  1174. ret = coda_alloc_context_buf(ctx, &ctx->workbuf, size);
  1175. if (ret < 0) {
  1176. v4l2_err(&dev->v4l2_dev, "failed to allocate %d byte context buffer",
  1177. ctx->workbuf.size);
  1178. goto err;
  1179. }
  1180. return 0;
  1181. err:
  1182. coda_free_context_buffers(ctx);
  1183. return ret;
  1184. }
  1185. static int coda_encode_header(struct coda_ctx *ctx, struct vb2_buffer *buf,
  1186. int header_code, u8 *header, int *size)
  1187. {
  1188. struct coda_dev *dev = ctx->dev;
  1189. int ret;
  1190. coda_write(dev, vb2_dma_contig_plane_dma_addr(buf, 0),
  1191. CODA_CMD_ENC_HEADER_BB_START);
  1192. coda_write(dev, vb2_plane_size(buf, 0), CODA_CMD_ENC_HEADER_BB_SIZE);
  1193. coda_write(dev, header_code, CODA_CMD_ENC_HEADER_CODE);
  1194. ret = coda_command_sync(ctx, CODA_COMMAND_ENCODE_HEADER);
  1195. if (ret < 0) {
  1196. v4l2_err(&dev->v4l2_dev, "CODA_COMMAND_ENCODE_HEADER timeout\n");
  1197. return ret;
  1198. }
  1199. *size = coda_read(dev, CODA_REG_BIT_WR_PTR(ctx->reg_idx)) -
  1200. coda_read(dev, CODA_CMD_ENC_HEADER_BB_START);
  1201. memcpy(header, vb2_plane_vaddr(buf, 0), *size);
  1202. return 0;
  1203. }
  1204. static int coda_start_streaming(struct vb2_queue *q, unsigned int count)
  1205. {
  1206. struct coda_ctx *ctx = vb2_get_drv_priv(q);
  1207. struct v4l2_device *v4l2_dev = &ctx->dev->v4l2_dev;
  1208. u32 bitstream_buf, bitstream_size;
  1209. struct coda_dev *dev = ctx->dev;
  1210. struct coda_q_data *q_data_src, *q_data_dst;
  1211. struct vb2_buffer *buf;
  1212. u32 dst_fourcc;
  1213. u32 value;
  1214. int ret = 0;
  1215. if (count < 1)
  1216. return -EINVAL;
  1217. if (q->type == V4L2_BUF_TYPE_VIDEO_OUTPUT)
  1218. ctx->streamon_out = 1;
  1219. else
  1220. ctx->streamon_cap = 1;
  1221. q_data_src = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  1222. if (ctx->streamon_out) {
  1223. if (coda_format_is_yuv(q_data_src->fourcc))
  1224. ctx->inst_type = CODA_INST_ENCODER;
  1225. else
  1226. ctx->inst_type = CODA_INST_DECODER;
  1227. }
  1228. /* Don't start the coda unless both queues are on */
  1229. if (!(ctx->streamon_out & ctx->streamon_cap))
  1230. return 0;
  1231. ctx->gopcounter = ctx->params.gop_size - 1;
  1232. buf = v4l2_m2m_next_dst_buf(ctx->m2m_ctx);
  1233. bitstream_buf = vb2_dma_contig_plane_dma_addr(buf, 0);
  1234. q_data_dst = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  1235. bitstream_size = q_data_dst->sizeimage;
  1236. dst_fourcc = q_data_dst->fourcc;
  1237. ctx->codec = coda_find_codec(ctx->dev, q_data_src->fourcc,
  1238. q_data_dst->fourcc);
  1239. if (!ctx->codec) {
  1240. v4l2_err(v4l2_dev, "couldn't tell instance type.\n");
  1241. return -EINVAL;
  1242. }
  1243. /* Allocate per-instance buffers */
  1244. ret = coda_alloc_context_buffers(ctx, q_data_src);
  1245. if (ret < 0)
  1246. return ret;
  1247. if (!coda_is_initialized(dev)) {
  1248. v4l2_err(v4l2_dev, "coda is not initialized.\n");
  1249. return -EFAULT;
  1250. }
  1251. mutex_lock(&dev->coda_mutex);
  1252. coda_write(dev, ctx->parabuf.paddr, CODA_REG_BIT_PARA_BUF_ADDR);
  1253. coda_write(dev, bitstream_buf, CODA_REG_BIT_RD_PTR(ctx->reg_idx));
  1254. coda_write(dev, bitstream_buf, CODA_REG_BIT_WR_PTR(ctx->reg_idx));
  1255. switch (dev->devtype->product) {
  1256. case CODA_DX6:
  1257. coda_write(dev, CODADX6_STREAM_BUF_DYNALLOC_EN |
  1258. CODADX6_STREAM_BUF_PIC_RESET, CODA_REG_BIT_STREAM_CTRL);
  1259. break;
  1260. default:
  1261. coda_write(dev, CODA7_STREAM_BUF_DYNALLOC_EN |
  1262. CODA7_STREAM_BUF_PIC_RESET, CODA_REG_BIT_STREAM_CTRL);
  1263. }
  1264. if (dev->devtype->product == CODA_DX6) {
  1265. /* Configure the coda */
  1266. coda_write(dev, dev->iram_paddr, CODADX6_REG_BIT_SEARCH_RAM_BASE_ADDR);
  1267. }
  1268. /* Could set rotation here if needed */
  1269. switch (dev->devtype->product) {
  1270. case CODA_DX6:
  1271. value = (q_data_src->width & CODADX6_PICWIDTH_MASK) << CODADX6_PICWIDTH_OFFSET;
  1272. value |= (q_data_src->height & CODADX6_PICHEIGHT_MASK) << CODA_PICHEIGHT_OFFSET;
  1273. break;
  1274. default:
  1275. value = (q_data_src->width & CODA7_PICWIDTH_MASK) << CODA7_PICWIDTH_OFFSET;
  1276. value |= (q_data_src->height & CODA7_PICHEIGHT_MASK) << CODA_PICHEIGHT_OFFSET;
  1277. }
  1278. coda_write(dev, value, CODA_CMD_ENC_SEQ_SRC_SIZE);
  1279. coda_write(dev, ctx->params.framerate,
  1280. CODA_CMD_ENC_SEQ_SRC_F_RATE);
  1281. ctx->params.codec_mode = ctx->codec->mode;
  1282. switch (dst_fourcc) {
  1283. case V4L2_PIX_FMT_MPEG4:
  1284. coda_write(dev, CODA_STD_MPEG4, CODA_CMD_ENC_SEQ_COD_STD);
  1285. coda_write(dev, 0, CODA_CMD_ENC_SEQ_MP4_PARA);
  1286. break;
  1287. case V4L2_PIX_FMT_H264:
  1288. coda_write(dev, CODA_STD_H264, CODA_CMD_ENC_SEQ_COD_STD);
  1289. coda_write(dev, 0, CODA_CMD_ENC_SEQ_264_PARA);
  1290. break;
  1291. default:
  1292. v4l2_err(v4l2_dev,
  1293. "dst format (0x%08x) invalid.\n", dst_fourcc);
  1294. ret = -EINVAL;
  1295. goto out;
  1296. }
  1297. switch (ctx->params.slice_mode) {
  1298. case V4L2_MPEG_VIDEO_MULTI_SLICE_MODE_SINGLE:
  1299. value = 0;
  1300. break;
  1301. case V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_MB:
  1302. value = (ctx->params.slice_max_mb & CODA_SLICING_SIZE_MASK) << CODA_SLICING_SIZE_OFFSET;
  1303. value |= (1 & CODA_SLICING_UNIT_MASK) << CODA_SLICING_UNIT_OFFSET;
  1304. value |= 1 & CODA_SLICING_MODE_MASK;
  1305. break;
  1306. case V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_BYTES:
  1307. value = (ctx->params.slice_max_bits & CODA_SLICING_SIZE_MASK) << CODA_SLICING_SIZE_OFFSET;
  1308. value |= (0 & CODA_SLICING_UNIT_MASK) << CODA_SLICING_UNIT_OFFSET;
  1309. value |= 1 & CODA_SLICING_MODE_MASK;
  1310. break;
  1311. }
  1312. coda_write(dev, value, CODA_CMD_ENC_SEQ_SLICE_MODE);
  1313. value = ctx->params.gop_size & CODA_GOP_SIZE_MASK;
  1314. coda_write(dev, value, CODA_CMD_ENC_SEQ_GOP_SIZE);
  1315. if (ctx->params.bitrate) {
  1316. /* Rate control enabled */
  1317. value = (ctx->params.bitrate & CODA_RATECONTROL_BITRATE_MASK) << CODA_RATECONTROL_BITRATE_OFFSET;
  1318. value |= 1 & CODA_RATECONTROL_ENABLE_MASK;
  1319. } else {
  1320. value = 0;
  1321. }
  1322. coda_write(dev, value, CODA_CMD_ENC_SEQ_RC_PARA);
  1323. coda_write(dev, 0, CODA_CMD_ENC_SEQ_RC_BUF_SIZE);
  1324. coda_write(dev, 0, CODA_CMD_ENC_SEQ_INTRA_REFRESH);
  1325. coda_write(dev, bitstream_buf, CODA_CMD_ENC_SEQ_BB_START);
  1326. coda_write(dev, bitstream_size / 1024, CODA_CMD_ENC_SEQ_BB_SIZE);
  1327. /* set default gamma */
  1328. value = (CODA_DEFAULT_GAMMA & CODA_GAMMA_MASK) << CODA_GAMMA_OFFSET;
  1329. coda_write(dev, value, CODA_CMD_ENC_SEQ_RC_GAMMA);
  1330. if (CODA_DEFAULT_GAMMA > 0) {
  1331. if (dev->devtype->product == CODA_DX6)
  1332. value = 1 << CODADX6_OPTION_GAMMA_OFFSET;
  1333. else
  1334. value = 1 << CODA7_OPTION_GAMMA_OFFSET;
  1335. } else {
  1336. value = 0;
  1337. }
  1338. coda_write(dev, value, CODA_CMD_ENC_SEQ_OPTION);
  1339. coda_setup_iram(ctx);
  1340. if (dst_fourcc == V4L2_PIX_FMT_H264) {
  1341. value = (FMO_SLICE_SAVE_BUF_SIZE << 7);
  1342. value |= (0 & CODA_FMOPARAM_TYPE_MASK) << CODA_FMOPARAM_TYPE_OFFSET;
  1343. value |= 0 & CODA_FMOPARAM_SLICENUM_MASK;
  1344. if (dev->devtype->product == CODA_DX6) {
  1345. coda_write(dev, value, CODADX6_CMD_ENC_SEQ_FMO);
  1346. } else {
  1347. coda_write(dev, ctx->iram_info.search_ram_paddr,
  1348. CODA7_CMD_ENC_SEQ_SEARCH_BASE);
  1349. coda_write(dev, ctx->iram_info.search_ram_size,
  1350. CODA7_CMD_ENC_SEQ_SEARCH_SIZE);
  1351. }
  1352. }
  1353. ret = coda_command_sync(ctx, CODA_COMMAND_SEQ_INIT);
  1354. if (ret < 0) {
  1355. v4l2_err(v4l2_dev, "CODA_COMMAND_SEQ_INIT timeout\n");
  1356. goto out;
  1357. }
  1358. if (coda_read(dev, CODA_RET_ENC_SEQ_SUCCESS) == 0) {
  1359. v4l2_err(v4l2_dev, "CODA_COMMAND_SEQ_INIT failed\n");
  1360. ret = -EFAULT;
  1361. goto out;
  1362. }
  1363. ctx->num_internal_frames = 2;
  1364. ret = coda_alloc_framebuffers(ctx, q_data_src, dst_fourcc);
  1365. if (ret < 0) {
  1366. v4l2_err(v4l2_dev, "failed to allocate framebuffers\n");
  1367. goto out;
  1368. }
  1369. coda_write(dev, ctx->num_internal_frames, CODA_CMD_SET_FRAME_BUF_NUM);
  1370. coda_write(dev, round_up(q_data_src->width, 8), CODA_CMD_SET_FRAME_BUF_STRIDE);
  1371. if (dev->devtype->product != CODA_DX6) {
  1372. coda_write(dev, ctx->iram_info.buf_bit_use,
  1373. CODA7_CMD_SET_FRAME_AXI_BIT_ADDR);
  1374. coda_write(dev, ctx->iram_info.buf_ip_ac_dc_use,
  1375. CODA7_CMD_SET_FRAME_AXI_IPACDC_ADDR);
  1376. coda_write(dev, ctx->iram_info.buf_dbk_y_use,
  1377. CODA7_CMD_SET_FRAME_AXI_DBKY_ADDR);
  1378. coda_write(dev, ctx->iram_info.buf_dbk_c_use,
  1379. CODA7_CMD_SET_FRAME_AXI_DBKC_ADDR);
  1380. coda_write(dev, ctx->iram_info.buf_ovl_use,
  1381. CODA7_CMD_SET_FRAME_AXI_OVL_ADDR);
  1382. }
  1383. ret = coda_command_sync(ctx, CODA_COMMAND_SET_FRAME_BUF);
  1384. if (ret < 0) {
  1385. v4l2_err(v4l2_dev, "CODA_COMMAND_SET_FRAME_BUF timeout\n");
  1386. goto out;
  1387. }
  1388. /* Save stream headers */
  1389. buf = v4l2_m2m_next_dst_buf(ctx->m2m_ctx);
  1390. switch (dst_fourcc) {
  1391. case V4L2_PIX_FMT_H264:
  1392. /*
  1393. * Get SPS in the first frame and copy it to an
  1394. * intermediate buffer.
  1395. */
  1396. ret = coda_encode_header(ctx, buf, CODA_HEADER_H264_SPS,
  1397. &ctx->vpu_header[0][0],
  1398. &ctx->vpu_header_size[0]);
  1399. if (ret < 0)
  1400. goto out;
  1401. /*
  1402. * Get PPS in the first frame and copy it to an
  1403. * intermediate buffer.
  1404. */
  1405. ret = coda_encode_header(ctx, buf, CODA_HEADER_H264_PPS,
  1406. &ctx->vpu_header[1][0],
  1407. &ctx->vpu_header_size[1]);
  1408. if (ret < 0)
  1409. goto out;
  1410. /*
  1411. * Length of H.264 headers is variable and thus it might not be
  1412. * aligned for the coda to append the encoded frame. In that is
  1413. * the case a filler NAL must be added to header 2.
  1414. */
  1415. ctx->vpu_header_size[2] = coda_h264_padding(
  1416. (ctx->vpu_header_size[0] +
  1417. ctx->vpu_header_size[1]),
  1418. ctx->vpu_header[2]);
  1419. break;
  1420. case V4L2_PIX_FMT_MPEG4:
  1421. /*
  1422. * Get VOS in the first frame and copy it to an
  1423. * intermediate buffer
  1424. */
  1425. ret = coda_encode_header(ctx, buf, CODA_HEADER_MP4V_VOS,
  1426. &ctx->vpu_header[0][0],
  1427. &ctx->vpu_header_size[0]);
  1428. if (ret < 0)
  1429. goto out;
  1430. ret = coda_encode_header(ctx, buf, CODA_HEADER_MP4V_VIS,
  1431. &ctx->vpu_header[1][0],
  1432. &ctx->vpu_header_size[1]);
  1433. if (ret < 0)
  1434. goto out;
  1435. ret = coda_encode_header(ctx, buf, CODA_HEADER_MP4V_VOL,
  1436. &ctx->vpu_header[2][0],
  1437. &ctx->vpu_header_size[2]);
  1438. if (ret < 0)
  1439. goto out;
  1440. break;
  1441. default:
  1442. /* No more formats need to save headers at the moment */
  1443. break;
  1444. }
  1445. out:
  1446. mutex_unlock(&dev->coda_mutex);
  1447. return ret;
  1448. }
  1449. static int coda_stop_streaming(struct vb2_queue *q)
  1450. {
  1451. struct coda_ctx *ctx = vb2_get_drv_priv(q);
  1452. struct coda_dev *dev = ctx->dev;
  1453. if (q->type == V4L2_BUF_TYPE_VIDEO_OUTPUT) {
  1454. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1455. "%s: output\n", __func__);
  1456. ctx->streamon_out = 0;
  1457. } else {
  1458. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1459. "%s: capture\n", __func__);
  1460. ctx->streamon_cap = 0;
  1461. }
  1462. /* Don't stop the coda unless both queues are off */
  1463. if (ctx->streamon_out || ctx->streamon_cap)
  1464. return 0;
  1465. cancel_delayed_work(&dev->timeout);
  1466. mutex_lock(&dev->coda_mutex);
  1467. v4l2_dbg(1, coda_debug, &dev->v4l2_dev,
  1468. "%s: sent command 'SEQ_END' to coda\n", __func__);
  1469. if (coda_command_sync(ctx, CODA_COMMAND_SEQ_END)) {
  1470. v4l2_err(&dev->v4l2_dev,
  1471. "CODA_COMMAND_SEQ_END failed\n");
  1472. return -ETIMEDOUT;
  1473. }
  1474. mutex_unlock(&dev->coda_mutex);
  1475. coda_free_framebuffers(ctx);
  1476. return 0;
  1477. }
  1478. static struct vb2_ops coda_qops = {
  1479. .queue_setup = coda_queue_setup,
  1480. .buf_prepare = coda_buf_prepare,
  1481. .buf_queue = coda_buf_queue,
  1482. .wait_prepare = coda_wait_prepare,
  1483. .wait_finish = coda_wait_finish,
  1484. .start_streaming = coda_start_streaming,
  1485. .stop_streaming = coda_stop_streaming,
  1486. };
  1487. static int coda_s_ctrl(struct v4l2_ctrl *ctrl)
  1488. {
  1489. struct coda_ctx *ctx =
  1490. container_of(ctrl->handler, struct coda_ctx, ctrls);
  1491. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1492. "s_ctrl: id = %d, val = %d\n", ctrl->id, ctrl->val);
  1493. switch (ctrl->id) {
  1494. case V4L2_CID_HFLIP:
  1495. if (ctrl->val)
  1496. ctx->params.rot_mode |= CODA_MIR_HOR;
  1497. else
  1498. ctx->params.rot_mode &= ~CODA_MIR_HOR;
  1499. break;
  1500. case V4L2_CID_VFLIP:
  1501. if (ctrl->val)
  1502. ctx->params.rot_mode |= CODA_MIR_VER;
  1503. else
  1504. ctx->params.rot_mode &= ~CODA_MIR_VER;
  1505. break;
  1506. case V4L2_CID_MPEG_VIDEO_BITRATE:
  1507. ctx->params.bitrate = ctrl->val / 1000;
  1508. break;
  1509. case V4L2_CID_MPEG_VIDEO_GOP_SIZE:
  1510. ctx->params.gop_size = ctrl->val;
  1511. break;
  1512. case V4L2_CID_MPEG_VIDEO_H264_I_FRAME_QP:
  1513. ctx->params.h264_intra_qp = ctrl->val;
  1514. break;
  1515. case V4L2_CID_MPEG_VIDEO_H264_P_FRAME_QP:
  1516. ctx->params.h264_inter_qp = ctrl->val;
  1517. break;
  1518. case V4L2_CID_MPEG_VIDEO_MPEG4_I_FRAME_QP:
  1519. ctx->params.mpeg4_intra_qp = ctrl->val;
  1520. break;
  1521. case V4L2_CID_MPEG_VIDEO_MPEG4_P_FRAME_QP:
  1522. ctx->params.mpeg4_inter_qp = ctrl->val;
  1523. break;
  1524. case V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MODE:
  1525. ctx->params.slice_mode = ctrl->val;
  1526. break;
  1527. case V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MAX_MB:
  1528. ctx->params.slice_max_mb = ctrl->val;
  1529. break;
  1530. case V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MAX_BYTES:
  1531. ctx->params.slice_max_bits = ctrl->val * 8;
  1532. break;
  1533. case V4L2_CID_MPEG_VIDEO_HEADER_MODE:
  1534. break;
  1535. default:
  1536. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1537. "Invalid control, id=%d, val=%d\n",
  1538. ctrl->id, ctrl->val);
  1539. return -EINVAL;
  1540. }
  1541. return 0;
  1542. }
  1543. static struct v4l2_ctrl_ops coda_ctrl_ops = {
  1544. .s_ctrl = coda_s_ctrl,
  1545. };
  1546. static int coda_ctrls_setup(struct coda_ctx *ctx)
  1547. {
  1548. v4l2_ctrl_handler_init(&ctx->ctrls, 9);
  1549. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1550. V4L2_CID_HFLIP, 0, 1, 1, 0);
  1551. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1552. V4L2_CID_VFLIP, 0, 1, 1, 0);
  1553. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1554. V4L2_CID_MPEG_VIDEO_BITRATE, 0, 32767000, 1, 0);
  1555. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1556. V4L2_CID_MPEG_VIDEO_GOP_SIZE, 1, 60, 1, 16);
  1557. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1558. V4L2_CID_MPEG_VIDEO_H264_I_FRAME_QP, 1, 51, 1, 25);
  1559. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1560. V4L2_CID_MPEG_VIDEO_H264_P_FRAME_QP, 1, 51, 1, 25);
  1561. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1562. V4L2_CID_MPEG_VIDEO_MPEG4_I_FRAME_QP, 1, 31, 1, 2);
  1563. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1564. V4L2_CID_MPEG_VIDEO_MPEG4_P_FRAME_QP, 1, 31, 1, 2);
  1565. v4l2_ctrl_new_std_menu(&ctx->ctrls, &coda_ctrl_ops,
  1566. V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MODE,
  1567. V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_BYTES, 0x0,
  1568. V4L2_MPEG_VIDEO_MULTI_SLICE_MODE_SINGLE);
  1569. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1570. V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MAX_MB, 1, 0x3fffffff, 1, 1);
  1571. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1572. V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MAX_BYTES, 1, 0x3fffffff, 1, 500);
  1573. v4l2_ctrl_new_std_menu(&ctx->ctrls, &coda_ctrl_ops,
  1574. V4L2_CID_MPEG_VIDEO_HEADER_MODE,
  1575. V4L2_MPEG_VIDEO_HEADER_MODE_JOINED_WITH_1ST_FRAME,
  1576. (1 << V4L2_MPEG_VIDEO_HEADER_MODE_SEPARATE),
  1577. V4L2_MPEG_VIDEO_HEADER_MODE_JOINED_WITH_1ST_FRAME);
  1578. if (ctx->ctrls.error) {
  1579. v4l2_err(&ctx->dev->v4l2_dev, "control initialization error (%d)",
  1580. ctx->ctrls.error);
  1581. return -EINVAL;
  1582. }
  1583. return v4l2_ctrl_handler_setup(&ctx->ctrls);
  1584. }
  1585. static int coda_queue_init(void *priv, struct vb2_queue *src_vq,
  1586. struct vb2_queue *dst_vq)
  1587. {
  1588. struct coda_ctx *ctx = priv;
  1589. int ret;
  1590. src_vq->type = V4L2_BUF_TYPE_VIDEO_OUTPUT;
  1591. src_vq->io_modes = VB2_DMABUF | VB2_MMAP | VB2_USERPTR;
  1592. src_vq->drv_priv = ctx;
  1593. src_vq->buf_struct_size = sizeof(struct v4l2_m2m_buffer);
  1594. src_vq->ops = &coda_qops;
  1595. src_vq->mem_ops = &vb2_dma_contig_memops;
  1596. src_vq->timestamp_type = V4L2_BUF_FLAG_TIMESTAMP_COPY;
  1597. ret = vb2_queue_init(src_vq);
  1598. if (ret)
  1599. return ret;
  1600. dst_vq->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
  1601. dst_vq->io_modes = VB2_DMABUF | VB2_MMAP | VB2_USERPTR;
  1602. dst_vq->drv_priv = ctx;
  1603. dst_vq->buf_struct_size = sizeof(struct v4l2_m2m_buffer);
  1604. dst_vq->ops = &coda_qops;
  1605. dst_vq->mem_ops = &vb2_dma_contig_memops;
  1606. dst_vq->timestamp_type = V4L2_BUF_FLAG_TIMESTAMP_COPY;
  1607. return vb2_queue_init(dst_vq);
  1608. }
  1609. static int coda_next_free_instance(struct coda_dev *dev)
  1610. {
  1611. return ffz(dev->instance_mask);
  1612. }
  1613. static int coda_open(struct file *file)
  1614. {
  1615. struct coda_dev *dev = video_drvdata(file);
  1616. struct coda_ctx *ctx = NULL;
  1617. int ret = 0;
  1618. int idx;
  1619. idx = coda_next_free_instance(dev);
  1620. if (idx >= CODA_MAX_INSTANCES)
  1621. return -EBUSY;
  1622. set_bit(idx, &dev->instance_mask);
  1623. ctx = kzalloc(sizeof *ctx, GFP_KERNEL);
  1624. if (!ctx)
  1625. return -ENOMEM;
  1626. v4l2_fh_init(&ctx->fh, video_devdata(file));
  1627. file->private_data = &ctx->fh;
  1628. v4l2_fh_add(&ctx->fh);
  1629. ctx->dev = dev;
  1630. ctx->idx = idx;
  1631. switch (dev->devtype->product) {
  1632. case CODA_7541:
  1633. ctx->reg_idx = 0;
  1634. break;
  1635. default:
  1636. ctx->reg_idx = idx;
  1637. }
  1638. set_default_params(ctx);
  1639. ctx->m2m_ctx = v4l2_m2m_ctx_init(dev->m2m_dev, ctx,
  1640. &coda_queue_init);
  1641. if (IS_ERR(ctx->m2m_ctx)) {
  1642. ret = PTR_ERR(ctx->m2m_ctx);
  1643. v4l2_err(&dev->v4l2_dev, "%s return error (%d)\n",
  1644. __func__, ret);
  1645. goto err;
  1646. }
  1647. ret = coda_ctrls_setup(ctx);
  1648. if (ret) {
  1649. v4l2_err(&dev->v4l2_dev, "failed to setup coda controls\n");
  1650. goto err;
  1651. }
  1652. ctx->fh.ctrl_handler = &ctx->ctrls;
  1653. ret = coda_alloc_context_buf(ctx, &ctx->parabuf, CODA_PARA_BUF_SIZE);
  1654. if (ret < 0) {
  1655. v4l2_err(&dev->v4l2_dev, "failed to allocate parabuf");
  1656. goto err;
  1657. }
  1658. ctx->bitstream.size = CODA_MAX_FRAME_SIZE;
  1659. ctx->bitstream.vaddr = dma_alloc_writecombine(&dev->plat_dev->dev,
  1660. ctx->bitstream.size, &ctx->bitstream.paddr, GFP_KERNEL);
  1661. if (!ctx->bitstream.vaddr) {
  1662. v4l2_err(&dev->v4l2_dev, "failed to allocate bitstream ringbuffer");
  1663. ret = -ENOMEM;
  1664. goto err;
  1665. }
  1666. kfifo_init(&ctx->bitstream_fifo,
  1667. ctx->bitstream.vaddr, ctx->bitstream.size);
  1668. mutex_init(&ctx->bitstream_mutex);
  1669. coda_lock(ctx);
  1670. list_add(&ctx->list, &dev->instances);
  1671. coda_unlock(ctx);
  1672. clk_prepare_enable(dev->clk_per);
  1673. clk_prepare_enable(dev->clk_ahb);
  1674. v4l2_dbg(1, coda_debug, &dev->v4l2_dev, "Created instance %d (%p)\n",
  1675. ctx->idx, ctx);
  1676. return 0;
  1677. err:
  1678. v4l2_fh_del(&ctx->fh);
  1679. v4l2_fh_exit(&ctx->fh);
  1680. kfree(ctx);
  1681. return ret;
  1682. }
  1683. static int coda_release(struct file *file)
  1684. {
  1685. struct coda_dev *dev = video_drvdata(file);
  1686. struct coda_ctx *ctx = fh_to_ctx(file->private_data);
  1687. v4l2_dbg(1, coda_debug, &dev->v4l2_dev, "Releasing instance %p\n",
  1688. ctx);
  1689. coda_lock(ctx);
  1690. list_del(&ctx->list);
  1691. coda_unlock(ctx);
  1692. dma_free_writecombine(&dev->plat_dev->dev, ctx->bitstream.size,
  1693. ctx->bitstream.vaddr, ctx->bitstream.paddr);
  1694. coda_free_context_buffers(ctx);
  1695. if (ctx->dev->devtype->product == CODA_DX6)
  1696. coda_free_aux_buf(dev, &ctx->workbuf);
  1697. coda_free_aux_buf(dev, &ctx->parabuf);
  1698. v4l2_ctrl_handler_free(&ctx->ctrls);
  1699. clk_disable_unprepare(dev->clk_per);
  1700. clk_disable_unprepare(dev->clk_ahb);
  1701. v4l2_fh_del(&ctx->fh);
  1702. v4l2_fh_exit(&ctx->fh);
  1703. clear_bit(ctx->idx, &dev->instance_mask);
  1704. kfree(ctx);
  1705. return 0;
  1706. }
  1707. static unsigned int coda_poll(struct file *file,
  1708. struct poll_table_struct *wait)
  1709. {
  1710. struct coda_ctx *ctx = fh_to_ctx(file->private_data);
  1711. int ret;
  1712. coda_lock(ctx);
  1713. ret = v4l2_m2m_poll(file, ctx->m2m_ctx, wait);
  1714. coda_unlock(ctx);
  1715. return ret;
  1716. }
  1717. static int coda_mmap(struct file *file, struct vm_area_struct *vma)
  1718. {
  1719. struct coda_ctx *ctx = fh_to_ctx(file->private_data);
  1720. return v4l2_m2m_mmap(file, ctx->m2m_ctx, vma);
  1721. }
  1722. static const struct v4l2_file_operations coda_fops = {
  1723. .owner = THIS_MODULE,
  1724. .open = coda_open,
  1725. .release = coda_release,
  1726. .poll = coda_poll,
  1727. .unlocked_ioctl = video_ioctl2,
  1728. .mmap = coda_mmap,
  1729. };
  1730. static void coda_encode_finish(struct coda_ctx *ctx)
  1731. {
  1732. struct vb2_buffer *src_buf, *dst_buf;
  1733. struct coda_dev *dev = ctx->dev;
  1734. u32 wr_ptr, start_ptr;
  1735. src_buf = v4l2_m2m_src_buf_remove(ctx->m2m_ctx);
  1736. dst_buf = v4l2_m2m_dst_buf_remove(ctx->m2m_ctx);
  1737. /* Get results from the coda */
  1738. coda_read(dev, CODA_RET_ENC_PIC_TYPE);
  1739. start_ptr = coda_read(dev, CODA_CMD_ENC_PIC_BB_START);
  1740. wr_ptr = coda_read(dev, CODA_REG_BIT_WR_PTR(ctx->reg_idx));
  1741. /* Calculate bytesused field */
  1742. if (dst_buf->v4l2_buf.sequence == 0) {
  1743. vb2_set_plane_payload(dst_buf, 0, wr_ptr - start_ptr +
  1744. ctx->vpu_header_size[0] +
  1745. ctx->vpu_header_size[1] +
  1746. ctx->vpu_header_size[2]);
  1747. } else {
  1748. vb2_set_plane_payload(dst_buf, 0, wr_ptr - start_ptr);
  1749. }
  1750. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev, "frame size = %u\n",
  1751. wr_ptr - start_ptr);
  1752. coda_read(dev, CODA_RET_ENC_PIC_SLICE_NUM);
  1753. coda_read(dev, CODA_RET_ENC_PIC_FLAG);
  1754. if (src_buf->v4l2_buf.flags & V4L2_BUF_FLAG_KEYFRAME) {
  1755. dst_buf->v4l2_buf.flags |= V4L2_BUF_FLAG_KEYFRAME;
  1756. dst_buf->v4l2_buf.flags &= ~V4L2_BUF_FLAG_PFRAME;
  1757. } else {
  1758. dst_buf->v4l2_buf.flags |= V4L2_BUF_FLAG_PFRAME;
  1759. dst_buf->v4l2_buf.flags &= ~V4L2_BUF_FLAG_KEYFRAME;
  1760. }
  1761. dst_buf->v4l2_buf.timestamp = src_buf->v4l2_buf.timestamp;
  1762. dst_buf->v4l2_buf.timecode = src_buf->v4l2_buf.timecode;
  1763. v4l2_m2m_buf_done(src_buf, VB2_BUF_STATE_DONE);
  1764. v4l2_m2m_buf_done(dst_buf, VB2_BUF_STATE_DONE);
  1765. ctx->gopcounter--;
  1766. if (ctx->gopcounter < 0)
  1767. ctx->gopcounter = ctx->params.gop_size - 1;
  1768. v4l2_dbg(1, coda_debug, &dev->v4l2_dev,
  1769. "job finished: encoding frame (%d) (%s)\n",
  1770. dst_buf->v4l2_buf.sequence,
  1771. (dst_buf->v4l2_buf.flags & V4L2_BUF_FLAG_KEYFRAME) ?
  1772. "KEYFRAME" : "PFRAME");
  1773. }
  1774. static irqreturn_t coda_irq_handler(int irq, void *data)
  1775. {
  1776. struct coda_dev *dev = data;
  1777. struct coda_ctx *ctx;
  1778. cancel_delayed_work(&dev->timeout);
  1779. /* read status register to attend the IRQ */
  1780. coda_read(dev, CODA_REG_BIT_INT_STATUS);
  1781. coda_write(dev, CODA_REG_BIT_INT_CLEAR_SET,
  1782. CODA_REG_BIT_INT_CLEAR);
  1783. ctx = v4l2_m2m_get_curr_priv(dev->m2m_dev);
  1784. if (ctx == NULL) {
  1785. v4l2_err(&dev->v4l2_dev, "Instance released before the end of transaction\n");
  1786. mutex_unlock(&dev->coda_mutex);
  1787. return IRQ_HANDLED;
  1788. }
  1789. if (ctx->aborting) {
  1790. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1791. "task has been aborted\n");
  1792. mutex_unlock(&dev->coda_mutex);
  1793. return IRQ_HANDLED;
  1794. }
  1795. if (coda_isbusy(ctx->dev)) {
  1796. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1797. "coda is still busy!!!!\n");
  1798. return IRQ_NONE;
  1799. }
  1800. coda_encode_finish(ctx);
  1801. mutex_unlock(&dev->coda_mutex);
  1802. v4l2_m2m_job_finish(ctx->dev->m2m_dev, ctx->m2m_ctx);
  1803. return IRQ_HANDLED;
  1804. }
  1805. static void coda_timeout(struct work_struct *work)
  1806. {
  1807. struct coda_ctx *ctx;
  1808. struct coda_dev *dev = container_of(to_delayed_work(work),
  1809. struct coda_dev, timeout);
  1810. dev_err(&dev->plat_dev->dev, "CODA PIC_RUN timeout, stopping all streams\n");
  1811. mutex_lock(&dev->dev_mutex);
  1812. list_for_each_entry(ctx, &dev->instances, list) {
  1813. v4l2_m2m_streamoff(NULL, ctx->m2m_ctx, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  1814. v4l2_m2m_streamoff(NULL, ctx->m2m_ctx, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  1815. }
  1816. mutex_unlock(&dev->dev_mutex);
  1817. mutex_unlock(&dev->coda_mutex);
  1818. ctx = v4l2_m2m_get_curr_priv(dev->m2m_dev);
  1819. v4l2_m2m_job_finish(ctx->dev->m2m_dev, ctx->m2m_ctx);
  1820. }
  1821. static u32 coda_supported_firmwares[] = {
  1822. CODA_FIRMWARE_VERNUM(CODA_DX6, 2, 2, 5),
  1823. CODA_FIRMWARE_VERNUM(CODA_7541, 1, 4, 50),
  1824. };
  1825. static bool coda_firmware_supported(u32 vernum)
  1826. {
  1827. int i;
  1828. for (i = 0; i < ARRAY_SIZE(coda_supported_firmwares); i++)
  1829. if (vernum == coda_supported_firmwares[i])
  1830. return true;
  1831. return false;
  1832. }
  1833. static char *coda_product_name(int product)
  1834. {
  1835. static char buf[9];
  1836. switch (product) {
  1837. case CODA_DX6:
  1838. return "CodaDx6";
  1839. case CODA_7541:
  1840. return "CODA7541";
  1841. default:
  1842. snprintf(buf, sizeof(buf), "(0x%04x)", product);
  1843. return buf;
  1844. }
  1845. }
  1846. static int coda_hw_init(struct coda_dev *dev)
  1847. {
  1848. u16 product, major, minor, release;
  1849. u32 data;
  1850. u16 *p;
  1851. int i;
  1852. clk_prepare_enable(dev->clk_per);
  1853. clk_prepare_enable(dev->clk_ahb);
  1854. /*
  1855. * Copy the first CODA_ISRAM_SIZE in the internal SRAM.
  1856. * The 16-bit chars in the code buffer are in memory access
  1857. * order, re-sort them to CODA order for register download.
  1858. * Data in this SRAM survives a reboot.
  1859. */
  1860. p = (u16 *)dev->codebuf.vaddr;
  1861. if (dev->devtype->product == CODA_DX6) {
  1862. for (i = 0; i < (CODA_ISRAM_SIZE / 2); i++) {
  1863. data = CODA_DOWN_ADDRESS_SET(i) |
  1864. CODA_DOWN_DATA_SET(p[i ^ 1]);
  1865. coda_write(dev, data, CODA_REG_BIT_CODE_DOWN);
  1866. }
  1867. } else {
  1868. for (i = 0; i < (CODA_ISRAM_SIZE / 2); i++) {
  1869. data = CODA_DOWN_ADDRESS_SET(i) |
  1870. CODA_DOWN_DATA_SET(p[round_down(i, 4) +
  1871. 3 - (i % 4)]);
  1872. coda_write(dev, data, CODA_REG_BIT_CODE_DOWN);
  1873. }
  1874. }
  1875. /* Clear registers */
  1876. for (i = 0; i < 64; i++)
  1877. coda_write(dev, 0, CODA_REG_BIT_CODE_BUF_ADDR + i * 4);
  1878. /* Tell the BIT where to find everything it needs */
  1879. if (dev->devtype->product == CODA_7541) {
  1880. coda_write(dev, dev->tempbuf.paddr,
  1881. CODA_REG_BIT_TEMP_BUF_ADDR);
  1882. } else {
  1883. coda_write(dev, dev->workbuf.paddr,
  1884. CODA_REG_BIT_WORK_BUF_ADDR);
  1885. }
  1886. coda_write(dev, dev->codebuf.paddr,
  1887. CODA_REG_BIT_CODE_BUF_ADDR);
  1888. coda_write(dev, 0, CODA_REG_BIT_CODE_RUN);
  1889. /* Set default values */
  1890. switch (dev->devtype->product) {
  1891. case CODA_DX6:
  1892. coda_write(dev, CODADX6_STREAM_BUF_PIC_FLUSH, CODA_REG_BIT_STREAM_CTRL);
  1893. break;
  1894. default:
  1895. coda_write(dev, CODA7_STREAM_BUF_PIC_FLUSH, CODA_REG_BIT_STREAM_CTRL);
  1896. }
  1897. coda_write(dev, 0, CODA_REG_BIT_FRAME_MEM_CTRL);
  1898. if (dev->devtype->product != CODA_DX6)
  1899. coda_write(dev, 0, CODA7_REG_BIT_AXI_SRAM_USE);
  1900. coda_write(dev, CODA_INT_INTERRUPT_ENABLE,
  1901. CODA_REG_BIT_INT_ENABLE);
  1902. /* Reset VPU and start processor */
  1903. data = coda_read(dev, CODA_REG_BIT_CODE_RESET);
  1904. data |= CODA_REG_RESET_ENABLE;
  1905. coda_write(dev, data, CODA_REG_BIT_CODE_RESET);
  1906. udelay(10);
  1907. data &= ~CODA_REG_RESET_ENABLE;
  1908. coda_write(dev, data, CODA_REG_BIT_CODE_RESET);
  1909. coda_write(dev, CODA_REG_RUN_ENABLE, CODA_REG_BIT_CODE_RUN);
  1910. /* Load firmware */
  1911. coda_write(dev, 0, CODA_CMD_FIRMWARE_VERNUM);
  1912. coda_write(dev, CODA_REG_BIT_BUSY_FLAG, CODA_REG_BIT_BUSY);
  1913. coda_write(dev, 0, CODA_REG_BIT_RUN_INDEX);
  1914. coda_write(dev, 0, CODA_REG_BIT_RUN_COD_STD);
  1915. coda_write(dev, CODA_COMMAND_FIRMWARE_GET, CODA_REG_BIT_RUN_COMMAND);
  1916. if (coda_wait_timeout(dev)) {
  1917. clk_disable_unprepare(dev->clk_per);
  1918. clk_disable_unprepare(dev->clk_ahb);
  1919. v4l2_err(&dev->v4l2_dev, "firmware get command error\n");
  1920. return -EIO;
  1921. }
  1922. /* Check we are compatible with the loaded firmware */
  1923. data = coda_read(dev, CODA_CMD_FIRMWARE_VERNUM);
  1924. product = CODA_FIRMWARE_PRODUCT(data);
  1925. major = CODA_FIRMWARE_MAJOR(data);
  1926. minor = CODA_FIRMWARE_MINOR(data);
  1927. release = CODA_FIRMWARE_RELEASE(data);
  1928. clk_disable_unprepare(dev->clk_per);
  1929. clk_disable_unprepare(dev->clk_ahb);
  1930. if (product != dev->devtype->product) {
  1931. v4l2_err(&dev->v4l2_dev, "Wrong firmware. Hw: %s, Fw: %s,"
  1932. " Version: %u.%u.%u\n",
  1933. coda_product_name(dev->devtype->product),
  1934. coda_product_name(product), major, minor, release);
  1935. return -EINVAL;
  1936. }
  1937. v4l2_info(&dev->v4l2_dev, "Initialized %s.\n",
  1938. coda_product_name(product));
  1939. if (coda_firmware_supported(data)) {
  1940. v4l2_info(&dev->v4l2_dev, "Firmware version: %u.%u.%u\n",
  1941. major, minor, release);
  1942. } else {
  1943. v4l2_warn(&dev->v4l2_dev, "Unsupported firmware version: "
  1944. "%u.%u.%u\n", major, minor, release);
  1945. }
  1946. return 0;
  1947. }
  1948. static void coda_fw_callback(const struct firmware *fw, void *context)
  1949. {
  1950. struct coda_dev *dev = context;
  1951. struct platform_device *pdev = dev->plat_dev;
  1952. int ret;
  1953. if (!fw) {
  1954. v4l2_err(&dev->v4l2_dev, "firmware request failed\n");
  1955. return;
  1956. }
  1957. /* allocate auxiliary per-device code buffer for the BIT processor */
  1958. ret = coda_alloc_aux_buf(dev, &dev->codebuf, fw->size);
  1959. if (ret < 0) {
  1960. dev_err(&pdev->dev, "failed to allocate code buffer\n");
  1961. return;
  1962. }
  1963. /* Copy the whole firmware image to the code buffer */
  1964. memcpy(dev->codebuf.vaddr, fw->data, fw->size);
  1965. release_firmware(fw);
  1966. ret = coda_hw_init(dev);
  1967. if (ret) {
  1968. v4l2_err(&dev->v4l2_dev, "HW initialization failed\n");
  1969. return;
  1970. }
  1971. dev->vfd.fops = &coda_fops,
  1972. dev->vfd.ioctl_ops = &coda_ioctl_ops;
  1973. dev->vfd.release = video_device_release_empty,
  1974. dev->vfd.lock = &dev->dev_mutex;
  1975. dev->vfd.v4l2_dev = &dev->v4l2_dev;
  1976. dev->vfd.vfl_dir = VFL_DIR_M2M;
  1977. snprintf(dev->vfd.name, sizeof(dev->vfd.name), "%s", CODA_NAME);
  1978. video_set_drvdata(&dev->vfd, dev);
  1979. dev->alloc_ctx = vb2_dma_contig_init_ctx(&pdev->dev);
  1980. if (IS_ERR(dev->alloc_ctx)) {
  1981. v4l2_err(&dev->v4l2_dev, "Failed to alloc vb2 context\n");
  1982. return;
  1983. }
  1984. dev->m2m_dev = v4l2_m2m_init(&coda_m2m_ops);
  1985. if (IS_ERR(dev->m2m_dev)) {
  1986. v4l2_err(&dev->v4l2_dev, "Failed to init mem2mem device\n");
  1987. goto rel_ctx;
  1988. }
  1989. ret = video_register_device(&dev->vfd, VFL_TYPE_GRABBER, 0);
  1990. if (ret) {
  1991. v4l2_err(&dev->v4l2_dev, "Failed to register video device\n");
  1992. goto rel_m2m;
  1993. }
  1994. v4l2_info(&dev->v4l2_dev, "codec registered as /dev/video%d\n",
  1995. dev->vfd.num);
  1996. return;
  1997. rel_m2m:
  1998. v4l2_m2m_release(dev->m2m_dev);
  1999. rel_ctx:
  2000. vb2_dma_contig_cleanup_ctx(dev->alloc_ctx);
  2001. }
  2002. static int coda_firmware_request(struct coda_dev *dev)
  2003. {
  2004. char *fw = dev->devtype->firmware;
  2005. dev_dbg(&dev->plat_dev->dev, "requesting firmware '%s' for %s\n", fw,
  2006. coda_product_name(dev->devtype->product));
  2007. return request_firmware_nowait(THIS_MODULE, true,
  2008. fw, &dev->plat_dev->dev, GFP_KERNEL, dev, coda_fw_callback);
  2009. }
  2010. enum coda_platform {
  2011. CODA_IMX27,
  2012. CODA_IMX53,
  2013. };
  2014. static const struct coda_devtype coda_devdata[] = {
  2015. [CODA_IMX27] = {
  2016. .firmware = "v4l-codadx6-imx27.bin",
  2017. .product = CODA_DX6,
  2018. .codecs = codadx6_codecs,
  2019. .num_codecs = ARRAY_SIZE(codadx6_codecs),
  2020. },
  2021. [CODA_IMX53] = {
  2022. .firmware = "v4l-coda7541-imx53.bin",
  2023. .product = CODA_7541,
  2024. .codecs = coda7_codecs,
  2025. .num_codecs = ARRAY_SIZE(coda7_codecs),
  2026. },
  2027. };
  2028. static struct platform_device_id coda_platform_ids[] = {
  2029. { .name = "coda-imx27", .driver_data = CODA_IMX27 },
  2030. { .name = "coda-imx53", .driver_data = CODA_IMX53 },
  2031. { /* sentinel */ }
  2032. };
  2033. MODULE_DEVICE_TABLE(platform, coda_platform_ids);
  2034. #ifdef CONFIG_OF
  2035. static const struct of_device_id coda_dt_ids[] = {
  2036. { .compatible = "fsl,imx27-vpu", .data = &coda_platform_ids[CODA_IMX27] },
  2037. { .compatible = "fsl,imx53-vpu", .data = &coda_devdata[CODA_IMX53] },
  2038. { /* sentinel */ }
  2039. };
  2040. MODULE_DEVICE_TABLE(of, coda_dt_ids);
  2041. #endif
  2042. static int coda_probe(struct platform_device *pdev)
  2043. {
  2044. const struct of_device_id *of_id =
  2045. of_match_device(of_match_ptr(coda_dt_ids), &pdev->dev);
  2046. const struct platform_device_id *pdev_id;
  2047. struct coda_platform_data *pdata = pdev->dev.platform_data;
  2048. struct device_node *np = pdev->dev.of_node;
  2049. struct gen_pool *pool;
  2050. struct coda_dev *dev;
  2051. struct resource *res;
  2052. int ret, irq;
  2053. dev = devm_kzalloc(&pdev->dev, sizeof *dev, GFP_KERNEL);
  2054. if (!dev) {
  2055. dev_err(&pdev->dev, "Not enough memory for %s\n",
  2056. CODA_NAME);
  2057. return -ENOMEM;
  2058. }
  2059. spin_lock_init(&dev->irqlock);
  2060. INIT_LIST_HEAD(&dev->instances);
  2061. INIT_DELAYED_WORK(&dev->timeout, coda_timeout);
  2062. dev->plat_dev = pdev;
  2063. dev->clk_per = devm_clk_get(&pdev->dev, "per");
  2064. if (IS_ERR(dev->clk_per)) {
  2065. dev_err(&pdev->dev, "Could not get per clock\n");
  2066. return PTR_ERR(dev->clk_per);
  2067. }
  2068. dev->clk_ahb = devm_clk_get(&pdev->dev, "ahb");
  2069. if (IS_ERR(dev->clk_ahb)) {
  2070. dev_err(&pdev->dev, "Could not get ahb clock\n");
  2071. return PTR_ERR(dev->clk_ahb);
  2072. }
  2073. /* Get memory for physical registers */
  2074. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  2075. if (res == NULL) {
  2076. dev_err(&pdev->dev, "failed to get memory region resource\n");
  2077. return -ENOENT;
  2078. }
  2079. dev->regs_base = devm_ioremap_resource(&pdev->dev, res);
  2080. if (IS_ERR(dev->regs_base))
  2081. return PTR_ERR(dev->regs_base);
  2082. /* IRQ */
  2083. irq = platform_get_irq(pdev, 0);
  2084. if (irq < 0) {
  2085. dev_err(&pdev->dev, "failed to get irq resource\n");
  2086. return -ENOENT;
  2087. }
  2088. if (devm_request_irq(&pdev->dev, irq, coda_irq_handler,
  2089. 0, CODA_NAME, dev) < 0) {
  2090. dev_err(&pdev->dev, "failed to request irq\n");
  2091. return -ENOENT;
  2092. }
  2093. /* Get IRAM pool from device tree or platform data */
  2094. pool = of_get_named_gen_pool(np, "iram", 0);
  2095. if (!pool && pdata)
  2096. pool = dev_get_gen_pool(pdata->iram_dev);
  2097. if (!pool) {
  2098. dev_err(&pdev->dev, "iram pool not available\n");
  2099. return -ENOMEM;
  2100. }
  2101. dev->iram_pool = pool;
  2102. ret = v4l2_device_register(&pdev->dev, &dev->v4l2_dev);
  2103. if (ret)
  2104. return ret;
  2105. mutex_init(&dev->dev_mutex);
  2106. mutex_init(&dev->coda_mutex);
  2107. pdev_id = of_id ? of_id->data : platform_get_device_id(pdev);
  2108. if (of_id) {
  2109. dev->devtype = of_id->data;
  2110. } else if (pdev_id) {
  2111. dev->devtype = &coda_devdata[pdev_id->driver_data];
  2112. } else {
  2113. v4l2_device_unregister(&dev->v4l2_dev);
  2114. return -EINVAL;
  2115. }
  2116. /* allocate auxiliary per-device buffers for the BIT processor */
  2117. switch (dev->devtype->product) {
  2118. case CODA_DX6:
  2119. ret = coda_alloc_aux_buf(dev, &dev->workbuf,
  2120. CODADX6_WORK_BUF_SIZE);
  2121. if (ret < 0) {
  2122. dev_err(&pdev->dev, "failed to allocate work buffer\n");
  2123. v4l2_device_unregister(&dev->v4l2_dev);
  2124. return ret;
  2125. }
  2126. break;
  2127. case CODA_7541:
  2128. dev->tempbuf.size = CODA7_TEMP_BUF_SIZE;
  2129. break;
  2130. }
  2131. if (dev->tempbuf.size) {
  2132. ret = coda_alloc_aux_buf(dev, &dev->tempbuf,
  2133. dev->tempbuf.size);
  2134. if (ret < 0) {
  2135. dev_err(&pdev->dev, "failed to allocate temp buffer\n");
  2136. v4l2_device_unregister(&dev->v4l2_dev);
  2137. return ret;
  2138. }
  2139. }
  2140. if (dev->devtype->product == CODA_DX6)
  2141. dev->iram_size = CODADX6_IRAM_SIZE;
  2142. else
  2143. dev->iram_size = CODA7_IRAM_SIZE;
  2144. dev->iram_vaddr = gen_pool_alloc(dev->iram_pool, dev->iram_size);
  2145. if (!dev->iram_vaddr) {
  2146. dev_err(&pdev->dev, "unable to alloc iram\n");
  2147. return -ENOMEM;
  2148. }
  2149. dev->iram_paddr = gen_pool_virt_to_phys(dev->iram_pool,
  2150. dev->iram_vaddr);
  2151. platform_set_drvdata(pdev, dev);
  2152. return coda_firmware_request(dev);
  2153. }
  2154. static int coda_remove(struct platform_device *pdev)
  2155. {
  2156. struct coda_dev *dev = platform_get_drvdata(pdev);
  2157. video_unregister_device(&dev->vfd);
  2158. if (dev->m2m_dev)
  2159. v4l2_m2m_release(dev->m2m_dev);
  2160. if (dev->alloc_ctx)
  2161. vb2_dma_contig_cleanup_ctx(dev->alloc_ctx);
  2162. v4l2_device_unregister(&dev->v4l2_dev);
  2163. if (dev->iram_vaddr)
  2164. gen_pool_free(dev->iram_pool, dev->iram_vaddr, dev->iram_size);
  2165. coda_free_aux_buf(dev, &dev->codebuf);
  2166. coda_free_aux_buf(dev, &dev->tempbuf);
  2167. coda_free_aux_buf(dev, &dev->workbuf);
  2168. return 0;
  2169. }
  2170. static struct platform_driver coda_driver = {
  2171. .probe = coda_probe,
  2172. .remove = coda_remove,
  2173. .driver = {
  2174. .name = CODA_NAME,
  2175. .owner = THIS_MODULE,
  2176. .of_match_table = of_match_ptr(coda_dt_ids),
  2177. },
  2178. .id_table = coda_platform_ids,
  2179. };
  2180. module_platform_driver(coda_driver);
  2181. MODULE_LICENSE("GPL");
  2182. MODULE_AUTHOR("Javier Martin <javier.martin@vista-silicon.com>");
  2183. MODULE_DESCRIPTION("Coda multi-standard codec V4L2 driver");