Kconfig 59 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124
  1. config ARM
  2. bool
  3. default y
  4. select HAVE_AOUT
  5. select HAVE_DMA_API_DEBUG
  6. select HAVE_IDE
  7. select HAVE_MEMBLOCK
  8. select RTC_LIB
  9. select SYS_SUPPORTS_APM_EMULATION
  10. select GENERIC_ATOMIC64 if (CPU_V6 || !CPU_32v6K || !AEABI)
  11. select HAVE_OPROFILE if (HAVE_PERF_EVENTS)
  12. select HAVE_ARCH_KGDB
  13. select HAVE_KPROBES if !XIP_KERNEL
  14. select HAVE_KRETPROBES if (HAVE_KPROBES)
  15. select HAVE_FUNCTION_TRACER if (!XIP_KERNEL)
  16. select HAVE_FTRACE_MCOUNT_RECORD if (!XIP_KERNEL)
  17. select HAVE_DYNAMIC_FTRACE if (!XIP_KERNEL)
  18. select HAVE_FUNCTION_GRAPH_TRACER if (!THUMB2_KERNEL)
  19. select HAVE_GENERIC_DMA_COHERENT
  20. select HAVE_KERNEL_GZIP
  21. select HAVE_KERNEL_LZO
  22. select HAVE_KERNEL_LZMA
  23. select HAVE_IRQ_WORK
  24. select HAVE_PERF_EVENTS
  25. select PERF_USE_VMALLOC
  26. select HAVE_REGS_AND_STACK_ACCESS_API
  27. select HAVE_HW_BREAKPOINT if (PERF_EVENTS && (CPU_V6 || CPU_V6K || CPU_V7))
  28. select HAVE_C_RECORDMCOUNT
  29. select HAVE_GENERIC_HARDIRQS
  30. select HAVE_SPARSE_IRQ
  31. select GENERIC_IRQ_SHOW
  32. help
  33. The ARM series is a line of low-power-consumption RISC chip designs
  34. licensed by ARM Ltd and targeted at embedded applications and
  35. handhelds such as the Compaq IPAQ. ARM-based PCs are no longer
  36. manufactured, but legacy ARM-based PC hardware remains popular in
  37. Europe. There is an ARM Linux project with a web page at
  38. <http://www.arm.linux.org.uk/>.
  39. config ARM_HAS_SG_CHAIN
  40. bool
  41. config HAVE_PWM
  42. bool
  43. config MIGHT_HAVE_PCI
  44. bool
  45. config SYS_SUPPORTS_APM_EMULATION
  46. bool
  47. config HAVE_SCHED_CLOCK
  48. bool
  49. config GENERIC_GPIO
  50. bool
  51. config ARCH_USES_GETTIMEOFFSET
  52. bool
  53. default n
  54. config GENERIC_CLOCKEVENTS
  55. bool
  56. config GENERIC_CLOCKEVENTS_BROADCAST
  57. bool
  58. depends on GENERIC_CLOCKEVENTS
  59. default y if SMP
  60. config KTIME_SCALAR
  61. bool
  62. default y
  63. config HAVE_TCM
  64. bool
  65. select GENERIC_ALLOCATOR
  66. config HAVE_PROC_CPU
  67. bool
  68. config NO_IOPORT
  69. bool
  70. config EISA
  71. bool
  72. ---help---
  73. The Extended Industry Standard Architecture (EISA) bus was
  74. developed as an open alternative to the IBM MicroChannel bus.
  75. The EISA bus provided some of the features of the IBM MicroChannel
  76. bus while maintaining backward compatibility with cards made for
  77. the older ISA bus. The EISA bus saw limited use between 1988 and
  78. 1995 when it was made obsolete by the PCI bus.
  79. Say Y here if you are building a kernel for an EISA-based machine.
  80. Otherwise, say N.
  81. config SBUS
  82. bool
  83. config MCA
  84. bool
  85. help
  86. MicroChannel Architecture is found in some IBM PS/2 machines and
  87. laptops. It is a bus system similar to PCI or ISA. See
  88. <file:Documentation/mca.txt> (and especially the web page given
  89. there) before attempting to build an MCA bus kernel.
  90. config STACKTRACE_SUPPORT
  91. bool
  92. default y
  93. config HAVE_LATENCYTOP_SUPPORT
  94. bool
  95. depends on !SMP
  96. default y
  97. config LOCKDEP_SUPPORT
  98. bool
  99. default y
  100. config TRACE_IRQFLAGS_SUPPORT
  101. bool
  102. default y
  103. config HARDIRQS_SW_RESEND
  104. bool
  105. default y
  106. config GENERIC_IRQ_PROBE
  107. bool
  108. default y
  109. config GENERIC_LOCKBREAK
  110. bool
  111. default y
  112. depends on SMP && PREEMPT
  113. config RWSEM_GENERIC_SPINLOCK
  114. bool
  115. default y
  116. config RWSEM_XCHGADD_ALGORITHM
  117. bool
  118. config ARCH_HAS_ILOG2_U32
  119. bool
  120. config ARCH_HAS_ILOG2_U64
  121. bool
  122. config ARCH_HAS_CPUFREQ
  123. bool
  124. help
  125. Internal node to signify that the ARCH has CPUFREQ support
  126. and that the relevant menu configurations are displayed for
  127. it.
  128. config ARCH_HAS_CPU_IDLE_WAIT
  129. def_bool y
  130. config GENERIC_HWEIGHT
  131. bool
  132. default y
  133. config GENERIC_CALIBRATE_DELAY
  134. bool
  135. default y
  136. config ARCH_MAY_HAVE_PC_FDC
  137. bool
  138. config ZONE_DMA
  139. bool
  140. config NEED_DMA_MAP_STATE
  141. def_bool y
  142. config GENERIC_ISA_DMA
  143. bool
  144. config FIQ
  145. bool
  146. config ARCH_MTD_XIP
  147. bool
  148. config VECTORS_BASE
  149. hex
  150. default 0xffff0000 if MMU || CPU_HIGH_VECTOR
  151. default DRAM_BASE if REMAP_VECTORS_TO_RAM
  152. default 0x00000000
  153. help
  154. The base address of exception vectors.
  155. config ARM_PATCH_PHYS_VIRT
  156. bool "Patch physical to virtual translations at runtime" if EMBEDDED
  157. default y
  158. depends on !XIP_KERNEL && MMU
  159. depends on !ARCH_REALVIEW || !SPARSEMEM
  160. help
  161. Patch phys-to-virt and virt-to-phys translation functions at
  162. boot and module load time according to the position of the
  163. kernel in system memory.
  164. This can only be used with non-XIP MMU kernels where the base
  165. of physical memory is at a 16MB boundary.
  166. Only disable this option if you know that you do not require
  167. this feature (eg, building a kernel for a single machine) and
  168. you need to shrink the kernel to the minimal size.
  169. config NO_MACH_MEMORY_H
  170. bool
  171. help
  172. Select this when mach/memory.h is removed.
  173. config PHYS_OFFSET
  174. hex "Physical address of main memory"
  175. depends on !ARM_PATCH_PHYS_VIRT && NO_MACH_MEMORY_H
  176. help
  177. Please provide the physical address corresponding to the
  178. location of main memory in your system.
  179. source "init/Kconfig"
  180. source "kernel/Kconfig.freezer"
  181. menu "System Type"
  182. config MMU
  183. bool "MMU-based Paged Memory Management Support"
  184. default y
  185. help
  186. Select if you want MMU-based virtualised addressing space
  187. support by paged memory management. If unsure, say 'Y'.
  188. #
  189. # The "ARM system type" choice list is ordered alphabetically by option
  190. # text. Please add new entries in the option alphabetic order.
  191. #
  192. choice
  193. prompt "ARM system type"
  194. default ARCH_VERSATILE
  195. config ARCH_INTEGRATOR
  196. bool "ARM Ltd. Integrator family"
  197. select ARM_AMBA
  198. select ARCH_HAS_CPUFREQ
  199. select CLKDEV_LOOKUP
  200. select HAVE_MACH_CLKDEV
  201. select ICST
  202. select GENERIC_CLOCKEVENTS
  203. select PLAT_VERSATILE
  204. select PLAT_VERSATILE_FPGA_IRQ
  205. help
  206. Support for ARM's Integrator platform.
  207. config ARCH_REALVIEW
  208. bool "ARM Ltd. RealView family"
  209. select ARM_AMBA
  210. select CLKDEV_LOOKUP
  211. select HAVE_MACH_CLKDEV
  212. select ICST
  213. select GENERIC_CLOCKEVENTS
  214. select ARCH_WANT_OPTIONAL_GPIOLIB
  215. select PLAT_VERSATILE
  216. select PLAT_VERSATILE_CLCD
  217. select ARM_TIMER_SP804
  218. select GPIO_PL061 if GPIOLIB
  219. help
  220. This enables support for ARM Ltd RealView boards.
  221. config ARCH_VERSATILE
  222. bool "ARM Ltd. Versatile family"
  223. select ARM_AMBA
  224. select ARM_VIC
  225. select CLKDEV_LOOKUP
  226. select HAVE_MACH_CLKDEV
  227. select ICST
  228. select GENERIC_CLOCKEVENTS
  229. select ARCH_WANT_OPTIONAL_GPIOLIB
  230. select PLAT_VERSATILE
  231. select PLAT_VERSATILE_CLCD
  232. select PLAT_VERSATILE_FPGA_IRQ
  233. select ARM_TIMER_SP804
  234. select NO_MACH_MEMORY_H
  235. help
  236. This enables support for ARM Ltd Versatile board.
  237. config ARCH_VEXPRESS
  238. bool "ARM Ltd. Versatile Express family"
  239. select ARCH_WANT_OPTIONAL_GPIOLIB
  240. select ARM_AMBA
  241. select ARM_TIMER_SP804
  242. select CLKDEV_LOOKUP
  243. select HAVE_MACH_CLKDEV
  244. select GENERIC_CLOCKEVENTS
  245. select HAVE_CLK
  246. select HAVE_PATA_PLATFORM
  247. select ICST
  248. select PLAT_VERSATILE
  249. select PLAT_VERSATILE_CLCD
  250. select NO_MACH_MEMORY_H
  251. help
  252. This enables support for the ARM Ltd Versatile Express boards.
  253. config ARCH_AT91
  254. bool "Atmel AT91"
  255. select ARCH_REQUIRE_GPIOLIB
  256. select HAVE_CLK
  257. select CLKDEV_LOOKUP
  258. help
  259. This enables support for systems based on the Atmel AT91RM9200,
  260. AT91SAM9 and AT91CAP9 processors.
  261. config ARCH_BCMRING
  262. bool "Broadcom BCMRING"
  263. depends on MMU
  264. select CPU_V6
  265. select ARM_AMBA
  266. select ARM_TIMER_SP804
  267. select CLKDEV_LOOKUP
  268. select GENERIC_CLOCKEVENTS
  269. select ARCH_WANT_OPTIONAL_GPIOLIB
  270. help
  271. Support for Broadcom's BCMRing platform.
  272. config ARCH_CLPS711X
  273. bool "Cirrus Logic CLPS711x/EP721x-based"
  274. select CPU_ARM720T
  275. select ARCH_USES_GETTIMEOFFSET
  276. help
  277. Support for Cirrus Logic 711x/721x based boards.
  278. config ARCH_CNS3XXX
  279. bool "Cavium Networks CNS3XXX family"
  280. select CPU_V6K
  281. select GENERIC_CLOCKEVENTS
  282. select ARM_GIC
  283. select MIGHT_HAVE_PCI
  284. select PCI_DOMAINS if PCI
  285. select NO_MACH_MEMORY_H
  286. help
  287. Support for Cavium Networks CNS3XXX platform.
  288. config ARCH_GEMINI
  289. bool "Cortina Systems Gemini"
  290. select CPU_FA526
  291. select ARCH_REQUIRE_GPIOLIB
  292. select ARCH_USES_GETTIMEOFFSET
  293. select NO_MACH_MEMORY_H
  294. help
  295. Support for the Cortina Systems Gemini family SoCs
  296. config ARCH_PRIMA2
  297. bool "CSR SiRFSoC PRIMA2 ARM Cortex A9 Platform"
  298. select CPU_V7
  299. select GENERIC_TIME
  300. select NO_IOPORT
  301. select GENERIC_CLOCKEVENTS
  302. select CLKDEV_LOOKUP
  303. select GENERIC_IRQ_CHIP
  304. select USE_OF
  305. select ZONE_DMA
  306. help
  307. Support for CSR SiRFSoC ARM Cortex A9 Platform
  308. config ARCH_EBSA110
  309. bool "EBSA-110"
  310. select CPU_SA110
  311. select ISA
  312. select NO_IOPORT
  313. select ARCH_USES_GETTIMEOFFSET
  314. help
  315. This is an evaluation board for the StrongARM processor available
  316. from Digital. It has limited hardware on-board, including an
  317. Ethernet interface, two PCMCIA sockets, two serial ports and a
  318. parallel port.
  319. config ARCH_EP93XX
  320. bool "EP93xx-based"
  321. select CPU_ARM920T
  322. select ARM_AMBA
  323. select ARM_VIC
  324. select CLKDEV_LOOKUP
  325. select ARCH_REQUIRE_GPIOLIB
  326. select ARCH_HAS_HOLES_MEMORYMODEL
  327. select ARCH_USES_GETTIMEOFFSET
  328. help
  329. This enables support for the Cirrus EP93xx series of CPUs.
  330. config ARCH_FOOTBRIDGE
  331. bool "FootBridge"
  332. select CPU_SA110
  333. select FOOTBRIDGE
  334. select GENERIC_CLOCKEVENTS
  335. help
  336. Support for systems based on the DC21285 companion chip
  337. ("FootBridge"), such as the Simtec CATS and the Rebel NetWinder.
  338. config ARCH_MXC
  339. bool "Freescale MXC/iMX-based"
  340. select GENERIC_CLOCKEVENTS
  341. select ARCH_REQUIRE_GPIOLIB
  342. select CLKDEV_LOOKUP
  343. select CLKSRC_MMIO
  344. select GENERIC_IRQ_CHIP
  345. select HAVE_SCHED_CLOCK
  346. help
  347. Support for Freescale MXC/iMX-based family of processors
  348. config ARCH_MXS
  349. bool "Freescale MXS-based"
  350. select GENERIC_CLOCKEVENTS
  351. select ARCH_REQUIRE_GPIOLIB
  352. select CLKDEV_LOOKUP
  353. select CLKSRC_MMIO
  354. select NO_MACH_MEMORY_H
  355. help
  356. Support for Freescale MXS-based family of processors
  357. config ARCH_NETX
  358. bool "Hilscher NetX based"
  359. select CLKSRC_MMIO
  360. select CPU_ARM926T
  361. select ARM_VIC
  362. select GENERIC_CLOCKEVENTS
  363. select NO_MACH_MEMORY_H
  364. help
  365. This enables support for systems based on the Hilscher NetX Soc
  366. config ARCH_H720X
  367. bool "Hynix HMS720x-based"
  368. select CPU_ARM720T
  369. select ISA_DMA_API
  370. select ARCH_USES_GETTIMEOFFSET
  371. help
  372. This enables support for systems based on the Hynix HMS720x
  373. config ARCH_IOP13XX
  374. bool "IOP13xx-based"
  375. depends on MMU
  376. select CPU_XSC3
  377. select PLAT_IOP
  378. select PCI
  379. select ARCH_SUPPORTS_MSI
  380. select VMSPLIT_1G
  381. help
  382. Support for Intel's IOP13XX (XScale) family of processors.
  383. config ARCH_IOP32X
  384. bool "IOP32x-based"
  385. depends on MMU
  386. select CPU_XSCALE
  387. select PLAT_IOP
  388. select PCI
  389. select ARCH_REQUIRE_GPIOLIB
  390. select NO_MACH_MEMORY_H
  391. help
  392. Support for Intel's 80219 and IOP32X (XScale) family of
  393. processors.
  394. config ARCH_IOP33X
  395. bool "IOP33x-based"
  396. depends on MMU
  397. select CPU_XSCALE
  398. select PLAT_IOP
  399. select PCI
  400. select ARCH_REQUIRE_GPIOLIB
  401. select NO_MACH_MEMORY_H
  402. help
  403. Support for Intel's IOP33X (XScale) family of processors.
  404. config ARCH_IXP23XX
  405. bool "IXP23XX-based"
  406. depends on MMU
  407. select CPU_XSC3
  408. select PCI
  409. select ARCH_USES_GETTIMEOFFSET
  410. help
  411. Support for Intel's IXP23xx (XScale) family of processors.
  412. config ARCH_IXP2000
  413. bool "IXP2400/2800-based"
  414. depends on MMU
  415. select CPU_XSCALE
  416. select PCI
  417. select ARCH_USES_GETTIMEOFFSET
  418. help
  419. Support for Intel's IXP2400/2800 (XScale) family of processors.
  420. config ARCH_IXP4XX
  421. bool "IXP4xx-based"
  422. depends on MMU
  423. select CLKSRC_MMIO
  424. select CPU_XSCALE
  425. select GENERIC_GPIO
  426. select GENERIC_CLOCKEVENTS
  427. select HAVE_SCHED_CLOCK
  428. select MIGHT_HAVE_PCI
  429. select DMABOUNCE if PCI
  430. help
  431. Support for Intel's IXP4XX (XScale) family of processors.
  432. config ARCH_DOVE
  433. bool "Marvell Dove"
  434. select CPU_V7
  435. select PCI
  436. select ARCH_REQUIRE_GPIOLIB
  437. select GENERIC_CLOCKEVENTS
  438. select PLAT_ORION
  439. select NO_MACH_MEMORY_H
  440. help
  441. Support for the Marvell Dove SoC 88AP510
  442. config ARCH_KIRKWOOD
  443. bool "Marvell Kirkwood"
  444. select CPU_FEROCEON
  445. select PCI
  446. select ARCH_REQUIRE_GPIOLIB
  447. select GENERIC_CLOCKEVENTS
  448. select PLAT_ORION
  449. select NO_MACH_MEMORY_H
  450. help
  451. Support for the following Marvell Kirkwood series SoCs:
  452. 88F6180, 88F6192 and 88F6281.
  453. config ARCH_LPC32XX
  454. bool "NXP LPC32XX"
  455. select CLKSRC_MMIO
  456. select CPU_ARM926T
  457. select ARCH_REQUIRE_GPIOLIB
  458. select HAVE_IDE
  459. select ARM_AMBA
  460. select USB_ARCH_HAS_OHCI
  461. select CLKDEV_LOOKUP
  462. select GENERIC_TIME
  463. select GENERIC_CLOCKEVENTS
  464. select NO_MACH_MEMORY_H
  465. help
  466. Support for the NXP LPC32XX family of processors
  467. config ARCH_MV78XX0
  468. bool "Marvell MV78xx0"
  469. select CPU_FEROCEON
  470. select PCI
  471. select ARCH_REQUIRE_GPIOLIB
  472. select GENERIC_CLOCKEVENTS
  473. select PLAT_ORION
  474. select NO_MACH_MEMORY_H
  475. help
  476. Support for the following Marvell MV78xx0 series SoCs:
  477. MV781x0, MV782x0.
  478. config ARCH_ORION5X
  479. bool "Marvell Orion"
  480. depends on MMU
  481. select CPU_FEROCEON
  482. select PCI
  483. select ARCH_REQUIRE_GPIOLIB
  484. select GENERIC_CLOCKEVENTS
  485. select PLAT_ORION
  486. select NO_MACH_MEMORY_H
  487. help
  488. Support for the following Marvell Orion 5x series SoCs:
  489. Orion-1 (5181), Orion-VoIP (5181L), Orion-NAS (5182),
  490. Orion-2 (5281), Orion-1-90 (6183).
  491. config ARCH_MMP
  492. bool "Marvell PXA168/910/MMP2"
  493. depends on MMU
  494. select ARCH_REQUIRE_GPIOLIB
  495. select CLKDEV_LOOKUP
  496. select GENERIC_CLOCKEVENTS
  497. select HAVE_SCHED_CLOCK
  498. select TICK_ONESHOT
  499. select PLAT_PXA
  500. select SPARSE_IRQ
  501. select NO_MACH_MEMORY_H
  502. help
  503. Support for Marvell's PXA168/PXA910(MMP) and MMP2 processor line.
  504. config ARCH_KS8695
  505. bool "Micrel/Kendin KS8695"
  506. select CPU_ARM922T
  507. select ARCH_REQUIRE_GPIOLIB
  508. select ARCH_USES_GETTIMEOFFSET
  509. help
  510. Support for Micrel/Kendin KS8695 "Centaur" (ARM922T) based
  511. System-on-Chip devices.
  512. config ARCH_W90X900
  513. bool "Nuvoton W90X900 CPU"
  514. select CPU_ARM926T
  515. select ARCH_REQUIRE_GPIOLIB
  516. select CLKDEV_LOOKUP
  517. select CLKSRC_MMIO
  518. select GENERIC_CLOCKEVENTS
  519. select NO_MACH_MEMORY_H
  520. help
  521. Support for Nuvoton (Winbond logic dept.) ARM9 processor,
  522. At present, the w90x900 has been renamed nuc900, regarding
  523. the ARM series product line, you can login the following
  524. link address to know more.
  525. <http://www.nuvoton.com/hq/enu/ProductAndSales/ProductLines/
  526. ConsumerElectronicsIC/ARMMicrocontroller/ARMMicrocontroller>
  527. config ARCH_NUC93X
  528. bool "Nuvoton NUC93X CPU"
  529. select CPU_ARM926T
  530. select CLKDEV_LOOKUP
  531. select NO_MACH_MEMORY_H
  532. help
  533. Support for Nuvoton (Winbond logic dept.) NUC93X MCU,The NUC93X is a
  534. low-power and high performance MPEG-4/JPEG multimedia controller chip.
  535. config ARCH_TEGRA
  536. bool "NVIDIA Tegra"
  537. select CLKDEV_LOOKUP
  538. select CLKSRC_MMIO
  539. select GENERIC_TIME
  540. select GENERIC_CLOCKEVENTS
  541. select GENERIC_GPIO
  542. select HAVE_CLK
  543. select HAVE_SCHED_CLOCK
  544. select ARCH_HAS_CPUFREQ
  545. select NO_MACH_MEMORY_H
  546. help
  547. This enables support for NVIDIA Tegra based systems (Tegra APX,
  548. Tegra 6xx and Tegra 2 series).
  549. config ARCH_PNX4008
  550. bool "Philips Nexperia PNX4008 Mobile"
  551. select CPU_ARM926T
  552. select CLKDEV_LOOKUP
  553. select ARCH_USES_GETTIMEOFFSET
  554. select NO_MACH_MEMORY_H
  555. help
  556. This enables support for Philips PNX4008 mobile platform.
  557. config ARCH_PXA
  558. bool "PXA2xx/PXA3xx-based"
  559. depends on MMU
  560. select ARCH_MTD_XIP
  561. select ARCH_HAS_CPUFREQ
  562. select CLKDEV_LOOKUP
  563. select CLKSRC_MMIO
  564. select ARCH_REQUIRE_GPIOLIB
  565. select GENERIC_CLOCKEVENTS
  566. select HAVE_SCHED_CLOCK
  567. select TICK_ONESHOT
  568. select PLAT_PXA
  569. select SPARSE_IRQ
  570. select AUTO_ZRELADDR
  571. select MULTI_IRQ_HANDLER
  572. help
  573. Support for Intel/Marvell's PXA2xx/PXA3xx processor line.
  574. config ARCH_MSM
  575. bool "Qualcomm MSM"
  576. select HAVE_CLK
  577. select GENERIC_CLOCKEVENTS
  578. select ARCH_REQUIRE_GPIOLIB
  579. select CLKDEV_LOOKUP
  580. select NO_MACH_MEMORY_H
  581. help
  582. Support for Qualcomm MSM/QSD based systems. This runs on the
  583. apps processor of the MSM/QSD and depends on a shared memory
  584. interface to the modem processor which runs the baseband
  585. stack and controls some vital subsystems
  586. (clock and power control, etc).
  587. config ARCH_SHMOBILE
  588. bool "Renesas SH-Mobile / R-Mobile"
  589. select HAVE_CLK
  590. select CLKDEV_LOOKUP
  591. select HAVE_MACH_CLKDEV
  592. select GENERIC_CLOCKEVENTS
  593. select NO_IOPORT
  594. select SPARSE_IRQ
  595. select MULTI_IRQ_HANDLER
  596. select PM_GENERIC_DOMAINS if PM
  597. help
  598. Support for Renesas's SH-Mobile and R-Mobile ARM platforms.
  599. config ARCH_RPC
  600. bool "RiscPC"
  601. select ARCH_ACORN
  602. select FIQ
  603. select TIMER_ACORN
  604. select ARCH_MAY_HAVE_PC_FDC
  605. select HAVE_PATA_PLATFORM
  606. select ISA_DMA_API
  607. select NO_IOPORT
  608. select ARCH_SPARSEMEM_ENABLE
  609. select ARCH_USES_GETTIMEOFFSET
  610. help
  611. On the Acorn Risc-PC, Linux can support the internal IDE disk and
  612. CD-ROM interface, serial and parallel port, and the floppy drive.
  613. config ARCH_SA1100
  614. bool "SA1100-based"
  615. select CLKSRC_MMIO
  616. select CPU_SA1100
  617. select ISA
  618. select ARCH_SPARSEMEM_ENABLE
  619. select ARCH_MTD_XIP
  620. select ARCH_HAS_CPUFREQ
  621. select CPU_FREQ
  622. select GENERIC_CLOCKEVENTS
  623. select HAVE_CLK
  624. select HAVE_SCHED_CLOCK
  625. select TICK_ONESHOT
  626. select ARCH_REQUIRE_GPIOLIB
  627. help
  628. Support for StrongARM 11x0 based boards.
  629. config ARCH_S3C2410
  630. bool "Samsung S3C2410, S3C2412, S3C2413, S3C2416, S3C2440, S3C2442, S3C2443, S3C2450"
  631. select GENERIC_GPIO
  632. select ARCH_HAS_CPUFREQ
  633. select HAVE_CLK
  634. select CLKDEV_LOOKUP
  635. select ARCH_USES_GETTIMEOFFSET
  636. select HAVE_S3C2410_I2C if I2C
  637. select NO_MACH_MEMORY_H
  638. help
  639. Samsung S3C2410X CPU based systems, such as the Simtec Electronics
  640. BAST (<http://www.simtec.co.uk/products/EB110ITX/>), the IPAQ 1940 or
  641. the Samsung SMDK2410 development board (and derivatives).
  642. Note, the S3C2416 and the S3C2450 are so close that they even share
  643. the same SoC ID code. This means that there is no separate machine
  644. directory (no arch/arm/mach-s3c2450) as the S3C2416 was first.
  645. config ARCH_S3C64XX
  646. bool "Samsung S3C64XX"
  647. select PLAT_SAMSUNG
  648. select CPU_V6
  649. select ARM_VIC
  650. select HAVE_CLK
  651. select CLKDEV_LOOKUP
  652. select NO_IOPORT
  653. select ARCH_USES_GETTIMEOFFSET
  654. select ARCH_HAS_CPUFREQ
  655. select ARCH_REQUIRE_GPIOLIB
  656. select SAMSUNG_CLKSRC
  657. select SAMSUNG_IRQ_VIC_TIMER
  658. select SAMSUNG_IRQ_UART
  659. select S3C_GPIO_TRACK
  660. select S3C_GPIO_PULL_UPDOWN
  661. select S3C_GPIO_CFG_S3C24XX
  662. select S3C_GPIO_CFG_S3C64XX
  663. select S3C_DEV_NAND
  664. select USB_ARCH_HAS_OHCI
  665. select SAMSUNG_GPIOLIB_4BIT
  666. select HAVE_S3C2410_I2C if I2C
  667. select HAVE_S3C2410_WATCHDOG if WATCHDOG
  668. help
  669. Samsung S3C64XX series based systems
  670. config ARCH_S5P64X0
  671. bool "Samsung S5P6440 S5P6450"
  672. select CPU_V6
  673. select GENERIC_GPIO
  674. select HAVE_CLK
  675. select CLKDEV_LOOKUP
  676. select CLKSRC_MMIO
  677. select HAVE_S3C2410_WATCHDOG if WATCHDOG
  678. select GENERIC_CLOCKEVENTS
  679. select HAVE_SCHED_CLOCK
  680. select HAVE_S3C2410_I2C if I2C
  681. select HAVE_S3C_RTC if RTC_CLASS
  682. help
  683. Samsung S5P64X0 CPU based systems, such as the Samsung SMDK6440,
  684. SMDK6450.
  685. config ARCH_S5PC100
  686. bool "Samsung S5PC100"
  687. select GENERIC_GPIO
  688. select HAVE_CLK
  689. select CLKDEV_LOOKUP
  690. select CPU_V7
  691. select ARM_L1_CACHE_SHIFT_6
  692. select ARCH_USES_GETTIMEOFFSET
  693. select HAVE_S3C2410_I2C if I2C
  694. select HAVE_S3C_RTC if RTC_CLASS
  695. select HAVE_S3C2410_WATCHDOG if WATCHDOG
  696. select NO_MACH_MEMORY_H
  697. help
  698. Samsung S5PC100 series based systems
  699. config ARCH_S5PV210
  700. bool "Samsung S5PV210/S5PC110"
  701. select CPU_V7
  702. select ARCH_SPARSEMEM_ENABLE
  703. select ARCH_HAS_HOLES_MEMORYMODEL
  704. select GENERIC_GPIO
  705. select HAVE_CLK
  706. select CLKDEV_LOOKUP
  707. select CLKSRC_MMIO
  708. select ARM_L1_CACHE_SHIFT_6
  709. select ARCH_HAS_CPUFREQ
  710. select GENERIC_CLOCKEVENTS
  711. select HAVE_SCHED_CLOCK
  712. select HAVE_S3C2410_I2C if I2C
  713. select HAVE_S3C_RTC if RTC_CLASS
  714. select HAVE_S3C2410_WATCHDOG if WATCHDOG
  715. help
  716. Samsung S5PV210/S5PC110 series based systems
  717. config ARCH_EXYNOS4
  718. bool "Samsung EXYNOS4"
  719. select CPU_V7
  720. select ARCH_SPARSEMEM_ENABLE
  721. select ARCH_HAS_HOLES_MEMORYMODEL
  722. select GENERIC_GPIO
  723. select HAVE_CLK
  724. select CLKDEV_LOOKUP
  725. select ARCH_HAS_CPUFREQ
  726. select GENERIC_CLOCKEVENTS
  727. select HAVE_S3C_RTC if RTC_CLASS
  728. select HAVE_S3C2410_I2C if I2C
  729. select HAVE_S3C2410_WATCHDOG if WATCHDOG
  730. help
  731. Samsung EXYNOS4 series based systems
  732. config ARCH_SHARK
  733. bool "Shark"
  734. select CPU_SA110
  735. select ISA
  736. select ISA_DMA
  737. select ZONE_DMA
  738. select PCI
  739. select ARCH_USES_GETTIMEOFFSET
  740. help
  741. Support for the StrongARM based Digital DNARD machine, also known
  742. as "Shark" (<http://www.shark-linux.de/shark.html>).
  743. config ARCH_TCC_926
  744. bool "Telechips TCC ARM926-based systems"
  745. select CLKSRC_MMIO
  746. select CPU_ARM926T
  747. select HAVE_CLK
  748. select CLKDEV_LOOKUP
  749. select GENERIC_CLOCKEVENTS
  750. select NO_MACH_MEMORY_H
  751. help
  752. Support for Telechips TCC ARM926-based systems.
  753. config ARCH_U300
  754. bool "ST-Ericsson U300 Series"
  755. depends on MMU
  756. select CLKSRC_MMIO
  757. select CPU_ARM926T
  758. select HAVE_SCHED_CLOCK
  759. select HAVE_TCM
  760. select ARM_AMBA
  761. select ARM_VIC
  762. select GENERIC_CLOCKEVENTS
  763. select CLKDEV_LOOKUP
  764. select HAVE_MACH_CLKDEV
  765. select GENERIC_GPIO
  766. help
  767. Support for ST-Ericsson U300 series mobile platforms.
  768. config ARCH_U8500
  769. bool "ST-Ericsson U8500 Series"
  770. select CPU_V7
  771. select ARM_AMBA
  772. select GENERIC_CLOCKEVENTS
  773. select CLKDEV_LOOKUP
  774. select ARCH_REQUIRE_GPIOLIB
  775. select ARCH_HAS_CPUFREQ
  776. select NO_MACH_MEMORY_H
  777. help
  778. Support for ST-Ericsson's Ux500 architecture
  779. config ARCH_NOMADIK
  780. bool "STMicroelectronics Nomadik"
  781. select ARM_AMBA
  782. select ARM_VIC
  783. select CPU_ARM926T
  784. select CLKDEV_LOOKUP
  785. select GENERIC_CLOCKEVENTS
  786. select ARCH_REQUIRE_GPIOLIB
  787. select NO_MACH_MEMORY_H
  788. help
  789. Support for the Nomadik platform by ST-Ericsson
  790. config ARCH_DAVINCI
  791. bool "TI DaVinci"
  792. select GENERIC_CLOCKEVENTS
  793. select ARCH_REQUIRE_GPIOLIB
  794. select ZONE_DMA
  795. select HAVE_IDE
  796. select CLKDEV_LOOKUP
  797. select GENERIC_ALLOCATOR
  798. select GENERIC_IRQ_CHIP
  799. select ARCH_HAS_HOLES_MEMORYMODEL
  800. help
  801. Support for TI's DaVinci platform.
  802. config ARCH_OMAP
  803. bool "TI OMAP"
  804. select HAVE_CLK
  805. select ARCH_REQUIRE_GPIOLIB
  806. select ARCH_HAS_CPUFREQ
  807. select CLKSRC_MMIO
  808. select GENERIC_CLOCKEVENTS
  809. select HAVE_SCHED_CLOCK
  810. select ARCH_HAS_HOLES_MEMORYMODEL
  811. help
  812. Support for TI's OMAP platform (OMAP1/2/3/4).
  813. config PLAT_SPEAR
  814. bool "ST SPEAr"
  815. select ARM_AMBA
  816. select ARCH_REQUIRE_GPIOLIB
  817. select CLKDEV_LOOKUP
  818. select CLKSRC_MMIO
  819. select GENERIC_CLOCKEVENTS
  820. select HAVE_CLK
  821. select NO_MACH_MEMORY_H
  822. help
  823. Support for ST's SPEAr platform (SPEAr3xx, SPEAr6xx and SPEAr13xx).
  824. config ARCH_VT8500
  825. bool "VIA/WonderMedia 85xx"
  826. select CPU_ARM926T
  827. select GENERIC_GPIO
  828. select ARCH_HAS_CPUFREQ
  829. select GENERIC_CLOCKEVENTS
  830. select ARCH_REQUIRE_GPIOLIB
  831. select HAVE_PWM
  832. help
  833. Support for VIA/WonderMedia VT8500/WM85xx System-on-Chip.
  834. config ARCH_ZYNQ
  835. bool "Xilinx Zynq ARM Cortex A9 Platform"
  836. select CPU_V7
  837. select GENERIC_TIME
  838. select GENERIC_CLOCKEVENTS
  839. select CLKDEV_LOOKUP
  840. select ARM_GIC
  841. select ARM_AMBA
  842. select ICST
  843. select USE_OF
  844. help
  845. Support for Xilinx Zynq ARM Cortex A9 Platform
  846. endchoice
  847. #
  848. # This is sorted alphabetically by mach-* pathname. However, plat-*
  849. # Kconfigs may be included either alphabetically (according to the
  850. # plat- suffix) or along side the corresponding mach-* source.
  851. #
  852. source "arch/arm/mach-at91/Kconfig"
  853. source "arch/arm/mach-bcmring/Kconfig"
  854. source "arch/arm/mach-clps711x/Kconfig"
  855. source "arch/arm/mach-cns3xxx/Kconfig"
  856. source "arch/arm/mach-davinci/Kconfig"
  857. source "arch/arm/mach-dove/Kconfig"
  858. source "arch/arm/mach-ep93xx/Kconfig"
  859. source "arch/arm/mach-footbridge/Kconfig"
  860. source "arch/arm/mach-gemini/Kconfig"
  861. source "arch/arm/mach-h720x/Kconfig"
  862. source "arch/arm/mach-integrator/Kconfig"
  863. source "arch/arm/mach-iop32x/Kconfig"
  864. source "arch/arm/mach-iop33x/Kconfig"
  865. source "arch/arm/mach-iop13xx/Kconfig"
  866. source "arch/arm/mach-ixp4xx/Kconfig"
  867. source "arch/arm/mach-ixp2000/Kconfig"
  868. source "arch/arm/mach-ixp23xx/Kconfig"
  869. source "arch/arm/mach-kirkwood/Kconfig"
  870. source "arch/arm/mach-ks8695/Kconfig"
  871. source "arch/arm/mach-lpc32xx/Kconfig"
  872. source "arch/arm/mach-msm/Kconfig"
  873. source "arch/arm/mach-mv78xx0/Kconfig"
  874. source "arch/arm/plat-mxc/Kconfig"
  875. source "arch/arm/mach-mxs/Kconfig"
  876. source "arch/arm/mach-netx/Kconfig"
  877. source "arch/arm/mach-nomadik/Kconfig"
  878. source "arch/arm/plat-nomadik/Kconfig"
  879. source "arch/arm/mach-nuc93x/Kconfig"
  880. source "arch/arm/plat-omap/Kconfig"
  881. source "arch/arm/mach-omap1/Kconfig"
  882. source "arch/arm/mach-omap2/Kconfig"
  883. source "arch/arm/mach-orion5x/Kconfig"
  884. source "arch/arm/mach-pxa/Kconfig"
  885. source "arch/arm/plat-pxa/Kconfig"
  886. source "arch/arm/mach-mmp/Kconfig"
  887. source "arch/arm/mach-realview/Kconfig"
  888. source "arch/arm/mach-sa1100/Kconfig"
  889. source "arch/arm/plat-samsung/Kconfig"
  890. source "arch/arm/plat-s3c24xx/Kconfig"
  891. source "arch/arm/plat-s5p/Kconfig"
  892. source "arch/arm/plat-spear/Kconfig"
  893. source "arch/arm/plat-tcc/Kconfig"
  894. if ARCH_S3C2410
  895. source "arch/arm/mach-s3c2410/Kconfig"
  896. source "arch/arm/mach-s3c2412/Kconfig"
  897. source "arch/arm/mach-s3c2416/Kconfig"
  898. source "arch/arm/mach-s3c2440/Kconfig"
  899. source "arch/arm/mach-s3c2443/Kconfig"
  900. endif
  901. if ARCH_S3C64XX
  902. source "arch/arm/mach-s3c64xx/Kconfig"
  903. endif
  904. source "arch/arm/mach-s5p64x0/Kconfig"
  905. source "arch/arm/mach-s5pc100/Kconfig"
  906. source "arch/arm/mach-s5pv210/Kconfig"
  907. source "arch/arm/mach-exynos4/Kconfig"
  908. source "arch/arm/mach-shmobile/Kconfig"
  909. source "arch/arm/mach-tegra/Kconfig"
  910. source "arch/arm/mach-u300/Kconfig"
  911. source "arch/arm/mach-ux500/Kconfig"
  912. source "arch/arm/mach-versatile/Kconfig"
  913. source "arch/arm/mach-vexpress/Kconfig"
  914. source "arch/arm/plat-versatile/Kconfig"
  915. source "arch/arm/mach-vt8500/Kconfig"
  916. source "arch/arm/mach-w90x900/Kconfig"
  917. # Definitions to make life easier
  918. config ARCH_ACORN
  919. bool
  920. config PLAT_IOP
  921. bool
  922. select GENERIC_CLOCKEVENTS
  923. select HAVE_SCHED_CLOCK
  924. config PLAT_ORION
  925. bool
  926. select CLKSRC_MMIO
  927. select GENERIC_IRQ_CHIP
  928. select HAVE_SCHED_CLOCK
  929. config PLAT_PXA
  930. bool
  931. config PLAT_VERSATILE
  932. bool
  933. config ARM_TIMER_SP804
  934. bool
  935. select CLKSRC_MMIO
  936. source arch/arm/mm/Kconfig
  937. config IWMMXT
  938. bool "Enable iWMMXt support"
  939. depends on CPU_XSCALE || CPU_XSC3 || CPU_MOHAWK || CPU_PJ4
  940. default y if PXA27x || PXA3xx || PXA95x || ARCH_MMP
  941. help
  942. Enable support for iWMMXt context switching at run time if
  943. running on a CPU that supports it.
  944. # bool 'Use XScale PMU as timer source' CONFIG_XSCALE_PMU_TIMER
  945. config XSCALE_PMU
  946. bool
  947. depends on CPU_XSCALE && !XSCALE_PMU_TIMER
  948. default y
  949. config CPU_HAS_PMU
  950. depends on (CPU_V6 || CPU_V6K || CPU_V7 || XSCALE_PMU) && \
  951. (!ARCH_OMAP3 || OMAP3_EMU)
  952. default y
  953. bool
  954. config MULTI_IRQ_HANDLER
  955. bool
  956. help
  957. Allow each machine to specify it's own IRQ handler at run time.
  958. if !MMU
  959. source "arch/arm/Kconfig-nommu"
  960. endif
  961. config ARM_ERRATA_411920
  962. bool "ARM errata: Invalidation of the Instruction Cache operation can fail"
  963. depends on CPU_V6 || CPU_V6K
  964. help
  965. Invalidation of the Instruction Cache operation can
  966. fail. This erratum is present in 1136 (before r1p4), 1156 and 1176.
  967. It does not affect the MPCore. This option enables the ARM Ltd.
  968. recommended workaround.
  969. config ARM_ERRATA_430973
  970. bool "ARM errata: Stale prediction on replaced interworking branch"
  971. depends on CPU_V7
  972. help
  973. This option enables the workaround for the 430973 Cortex-A8
  974. (r1p0..r1p2) erratum. If a code sequence containing an ARM/Thumb
  975. interworking branch is replaced with another code sequence at the
  976. same virtual address, whether due to self-modifying code or virtual
  977. to physical address re-mapping, Cortex-A8 does not recover from the
  978. stale interworking branch prediction. This results in Cortex-A8
  979. executing the new code sequence in the incorrect ARM or Thumb state.
  980. The workaround enables the BTB/BTAC operations by setting ACTLR.IBE
  981. and also flushes the branch target cache at every context switch.
  982. Note that setting specific bits in the ACTLR register may not be
  983. available in non-secure mode.
  984. config ARM_ERRATA_458693
  985. bool "ARM errata: Processor deadlock when a false hazard is created"
  986. depends on CPU_V7
  987. help
  988. This option enables the workaround for the 458693 Cortex-A8 (r2p0)
  989. erratum. For very specific sequences of memory operations, it is
  990. possible for a hazard condition intended for a cache line to instead
  991. be incorrectly associated with a different cache line. This false
  992. hazard might then cause a processor deadlock. The workaround enables
  993. the L1 caching of the NEON accesses and disables the PLD instruction
  994. in the ACTLR register. Note that setting specific bits in the ACTLR
  995. register may not be available in non-secure mode.
  996. config ARM_ERRATA_460075
  997. bool "ARM errata: Data written to the L2 cache can be overwritten with stale data"
  998. depends on CPU_V7
  999. help
  1000. This option enables the workaround for the 460075 Cortex-A8 (r2p0)
  1001. erratum. Any asynchronous access to the L2 cache may encounter a
  1002. situation in which recent store transactions to the L2 cache are lost
  1003. and overwritten with stale memory contents from external memory. The
  1004. workaround disables the write-allocate mode for the L2 cache via the
  1005. ACTLR register. Note that setting specific bits in the ACTLR register
  1006. may not be available in non-secure mode.
  1007. config ARM_ERRATA_742230
  1008. bool "ARM errata: DMB operation may be faulty"
  1009. depends on CPU_V7 && SMP
  1010. help
  1011. This option enables the workaround for the 742230 Cortex-A9
  1012. (r1p0..r2p2) erratum. Under rare circumstances, a DMB instruction
  1013. between two write operations may not ensure the correct visibility
  1014. ordering of the two writes. This workaround sets a specific bit in
  1015. the diagnostic register of the Cortex-A9 which causes the DMB
  1016. instruction to behave as a DSB, ensuring the correct behaviour of
  1017. the two writes.
  1018. config ARM_ERRATA_742231
  1019. bool "ARM errata: Incorrect hazard handling in the SCU may lead to data corruption"
  1020. depends on CPU_V7 && SMP
  1021. help
  1022. This option enables the workaround for the 742231 Cortex-A9
  1023. (r2p0..r2p2) erratum. Under certain conditions, specific to the
  1024. Cortex-A9 MPCore micro-architecture, two CPUs working in SMP mode,
  1025. accessing some data located in the same cache line, may get corrupted
  1026. data due to bad handling of the address hazard when the line gets
  1027. replaced from one of the CPUs at the same time as another CPU is
  1028. accessing it. This workaround sets specific bits in the diagnostic
  1029. register of the Cortex-A9 which reduces the linefill issuing
  1030. capabilities of the processor.
  1031. config PL310_ERRATA_588369
  1032. bool "Clean & Invalidate maintenance operations do not invalidate clean lines"
  1033. depends on CACHE_L2X0
  1034. help
  1035. The PL310 L2 cache controller implements three types of Clean &
  1036. Invalidate maintenance operations: by Physical Address
  1037. (offset 0x7F0), by Index/Way (0x7F8) and by Way (0x7FC).
  1038. They are architecturally defined to behave as the execution of a
  1039. clean operation followed immediately by an invalidate operation,
  1040. both performing to the same memory location. This functionality
  1041. is not correctly implemented in PL310 as clean lines are not
  1042. invalidated as a result of these operations.
  1043. config ARM_ERRATA_720789
  1044. bool "ARM errata: TLBIASIDIS and TLBIMVAIS operations can broadcast a faulty ASID"
  1045. depends on CPU_V7 && SMP
  1046. help
  1047. This option enables the workaround for the 720789 Cortex-A9 (prior to
  1048. r2p0) erratum. A faulty ASID can be sent to the other CPUs for the
  1049. broadcasted CP15 TLB maintenance operations TLBIASIDIS and TLBIMVAIS.
  1050. As a consequence of this erratum, some TLB entries which should be
  1051. invalidated are not, resulting in an incoherency in the system page
  1052. tables. The workaround changes the TLB flushing routines to invalidate
  1053. entries regardless of the ASID.
  1054. config PL310_ERRATA_727915
  1055. bool "Background Clean & Invalidate by Way operation can cause data corruption"
  1056. depends on CACHE_L2X0
  1057. help
  1058. PL310 implements the Clean & Invalidate by Way L2 cache maintenance
  1059. operation (offset 0x7FC). This operation runs in background so that
  1060. PL310 can handle normal accesses while it is in progress. Under very
  1061. rare circumstances, due to this erratum, write data can be lost when
  1062. PL310 treats a cacheable write transaction during a Clean &
  1063. Invalidate by Way operation.
  1064. config ARM_ERRATA_743622
  1065. bool "ARM errata: Faulty hazard checking in the Store Buffer may lead to data corruption"
  1066. depends on CPU_V7
  1067. help
  1068. This option enables the workaround for the 743622 Cortex-A9
  1069. (r2p0..r2p2) erratum. Under very rare conditions, a faulty
  1070. optimisation in the Cortex-A9 Store Buffer may lead to data
  1071. corruption. This workaround sets a specific bit in the diagnostic
  1072. register of the Cortex-A9 which disables the Store Buffer
  1073. optimisation, preventing the defect from occurring. This has no
  1074. visible impact on the overall performance or power consumption of the
  1075. processor.
  1076. config ARM_ERRATA_751472
  1077. bool "ARM errata: Interrupted ICIALLUIS may prevent completion of broadcasted operation"
  1078. depends on CPU_V7 && SMP
  1079. help
  1080. This option enables the workaround for the 751472 Cortex-A9 (prior
  1081. to r3p0) erratum. An interrupted ICIALLUIS operation may prevent the
  1082. completion of a following broadcasted operation if the second
  1083. operation is received by a CPU before the ICIALLUIS has completed,
  1084. potentially leading to corrupted entries in the cache or TLB.
  1085. config ARM_ERRATA_753970
  1086. bool "ARM errata: cache sync operation may be faulty"
  1087. depends on CACHE_PL310
  1088. help
  1089. This option enables the workaround for the 753970 PL310 (r3p0) erratum.
  1090. Under some condition the effect of cache sync operation on
  1091. the store buffer still remains when the operation completes.
  1092. This means that the store buffer is always asked to drain and
  1093. this prevents it from merging any further writes. The workaround
  1094. is to replace the normal offset of cache sync operation (0x730)
  1095. by another offset targeting an unmapped PL310 register 0x740.
  1096. This has the same effect as the cache sync operation: store buffer
  1097. drain and waiting for all buffers empty.
  1098. config ARM_ERRATA_754322
  1099. bool "ARM errata: possible faulty MMU translations following an ASID switch"
  1100. depends on CPU_V7
  1101. help
  1102. This option enables the workaround for the 754322 Cortex-A9 (r2p*,
  1103. r3p*) erratum. A speculative memory access may cause a page table walk
  1104. which starts prior to an ASID switch but completes afterwards. This
  1105. can populate the micro-TLB with a stale entry which may be hit with
  1106. the new ASID. This workaround places two dsb instructions in the mm
  1107. switching code so that no page table walks can cross the ASID switch.
  1108. config ARM_ERRATA_754327
  1109. bool "ARM errata: no automatic Store Buffer drain"
  1110. depends on CPU_V7 && SMP
  1111. help
  1112. This option enables the workaround for the 754327 Cortex-A9 (prior to
  1113. r2p0) erratum. The Store Buffer does not have any automatic draining
  1114. mechanism and therefore a livelock may occur if an external agent
  1115. continuously polls a memory location waiting to observe an update.
  1116. This workaround defines cpu_relax() as smp_mb(), preventing correctly
  1117. written polling loops from denying visibility of updates to memory.
  1118. endmenu
  1119. source "arch/arm/common/Kconfig"
  1120. menu "Bus support"
  1121. config ARM_AMBA
  1122. bool
  1123. config ISA
  1124. bool
  1125. help
  1126. Find out whether you have ISA slots on your motherboard. ISA is the
  1127. name of a bus system, i.e. the way the CPU talks to the other stuff
  1128. inside your box. Other bus systems are PCI, EISA, MicroChannel
  1129. (MCA) or VESA. ISA is an older system, now being displaced by PCI;
  1130. newer boards don't support it. If you have ISA, say Y, otherwise N.
  1131. # Select ISA DMA controller support
  1132. config ISA_DMA
  1133. bool
  1134. select ISA_DMA_API
  1135. # Select ISA DMA interface
  1136. config ISA_DMA_API
  1137. bool
  1138. config PCI
  1139. bool "PCI support" if MIGHT_HAVE_PCI
  1140. help
  1141. Find out whether you have a PCI motherboard. PCI is the name of a
  1142. bus system, i.e. the way the CPU talks to the other stuff inside
  1143. your box. Other bus systems are ISA, EISA, MicroChannel (MCA) or
  1144. VESA. If you have PCI, say Y, otherwise N.
  1145. config PCI_DOMAINS
  1146. bool
  1147. depends on PCI
  1148. config PCI_NANOENGINE
  1149. bool "BSE nanoEngine PCI support"
  1150. depends on SA1100_NANOENGINE
  1151. help
  1152. Enable PCI on the BSE nanoEngine board.
  1153. config PCI_SYSCALL
  1154. def_bool PCI
  1155. # Select the host bridge type
  1156. config PCI_HOST_VIA82C505
  1157. bool
  1158. depends on PCI && ARCH_SHARK
  1159. default y
  1160. config PCI_HOST_ITE8152
  1161. bool
  1162. depends on PCI && MACH_ARMCORE
  1163. default y
  1164. select DMABOUNCE
  1165. source "drivers/pci/Kconfig"
  1166. source "drivers/pcmcia/Kconfig"
  1167. endmenu
  1168. menu "Kernel Features"
  1169. source "kernel/time/Kconfig"
  1170. config SMP
  1171. bool "Symmetric Multi-Processing"
  1172. depends on CPU_V6K || CPU_V7
  1173. depends on GENERIC_CLOCKEVENTS
  1174. depends on REALVIEW_EB_ARM11MP || REALVIEW_EB_A9MP || \
  1175. MACH_REALVIEW_PB11MP || MACH_REALVIEW_PBX || ARCH_OMAP4 || \
  1176. ARCH_EXYNOS4 || ARCH_TEGRA || ARCH_U8500 || ARCH_VEXPRESS_CA9X4 || \
  1177. ARCH_MSM_SCORPIONMP || ARCH_SHMOBILE
  1178. select USE_GENERIC_SMP_HELPERS
  1179. select HAVE_ARM_SCU if !ARCH_MSM_SCORPIONMP
  1180. help
  1181. This enables support for systems with more than one CPU. If you have
  1182. a system with only one CPU, like most personal computers, say N. If
  1183. you have a system with more than one CPU, say Y.
  1184. If you say N here, the kernel will run on single and multiprocessor
  1185. machines, but will use only one CPU of a multiprocessor machine. If
  1186. you say Y here, the kernel will run on many, but not all, single
  1187. processor machines. On a single processor machine, the kernel will
  1188. run faster if you say N here.
  1189. See also <file:Documentation/i386/IO-APIC.txt>,
  1190. <file:Documentation/nmi_watchdog.txt> and the SMP-HOWTO available at
  1191. <http://tldp.org/HOWTO/SMP-HOWTO.html>.
  1192. If you don't know what to do here, say N.
  1193. config SMP_ON_UP
  1194. bool "Allow booting SMP kernel on uniprocessor systems (EXPERIMENTAL)"
  1195. depends on EXPERIMENTAL
  1196. depends on SMP && !XIP_KERNEL
  1197. default y
  1198. help
  1199. SMP kernels contain instructions which fail on non-SMP processors.
  1200. Enabling this option allows the kernel to modify itself to make
  1201. these instructions safe. Disabling it allows about 1K of space
  1202. savings.
  1203. If you don't know what to do here, say Y.
  1204. config HAVE_ARM_SCU
  1205. bool
  1206. help
  1207. This option enables support for the ARM system coherency unit
  1208. config HAVE_ARM_TWD
  1209. bool
  1210. depends on SMP
  1211. select TICK_ONESHOT
  1212. help
  1213. This options enables support for the ARM timer and watchdog unit
  1214. choice
  1215. prompt "Memory split"
  1216. default VMSPLIT_3G
  1217. help
  1218. Select the desired split between kernel and user memory.
  1219. If you are not absolutely sure what you are doing, leave this
  1220. option alone!
  1221. config VMSPLIT_3G
  1222. bool "3G/1G user/kernel split"
  1223. config VMSPLIT_2G
  1224. bool "2G/2G user/kernel split"
  1225. config VMSPLIT_1G
  1226. bool "1G/3G user/kernel split"
  1227. endchoice
  1228. config PAGE_OFFSET
  1229. hex
  1230. default 0x40000000 if VMSPLIT_1G
  1231. default 0x80000000 if VMSPLIT_2G
  1232. default 0xC0000000
  1233. config NR_CPUS
  1234. int "Maximum number of CPUs (2-32)"
  1235. range 2 32
  1236. depends on SMP
  1237. default "4"
  1238. config HOTPLUG_CPU
  1239. bool "Support for hot-pluggable CPUs (EXPERIMENTAL)"
  1240. depends on SMP && HOTPLUG && EXPERIMENTAL
  1241. help
  1242. Say Y here to experiment with turning CPUs off and on. CPUs
  1243. can be controlled through /sys/devices/system/cpu.
  1244. config LOCAL_TIMERS
  1245. bool "Use local timer interrupts"
  1246. depends on SMP
  1247. default y
  1248. select HAVE_ARM_TWD if (!ARCH_MSM_SCORPIONMP && !EXYNOS4_MCT)
  1249. help
  1250. Enable support for local timers on SMP platforms, rather then the
  1251. legacy IPI broadcast method. Local timers allows the system
  1252. accounting to be spread across the timer interval, preventing a
  1253. "thundering herd" at every timer tick.
  1254. source kernel/Kconfig.preempt
  1255. config HZ
  1256. int
  1257. default 200 if ARCH_EBSA110 || ARCH_S3C2410 || ARCH_S5P64X0 || \
  1258. ARCH_S5PV210 || ARCH_EXYNOS4
  1259. default OMAP_32K_TIMER_HZ if ARCH_OMAP && OMAP_32K_TIMER
  1260. default AT91_TIMER_HZ if ARCH_AT91
  1261. default SHMOBILE_TIMER_HZ if ARCH_SHMOBILE
  1262. default 100
  1263. config THUMB2_KERNEL
  1264. bool "Compile the kernel in Thumb-2 mode (EXPERIMENTAL)"
  1265. depends on CPU_V7 && !CPU_V6 && !CPU_V6K && EXPERIMENTAL
  1266. select AEABI
  1267. select ARM_ASM_UNIFIED
  1268. help
  1269. By enabling this option, the kernel will be compiled in
  1270. Thumb-2 mode. A compiler/assembler that understand the unified
  1271. ARM-Thumb syntax is needed.
  1272. If unsure, say N.
  1273. config THUMB2_AVOID_R_ARM_THM_JUMP11
  1274. bool "Work around buggy Thumb-2 short branch relocations in gas"
  1275. depends on THUMB2_KERNEL && MODULES
  1276. default y
  1277. help
  1278. Various binutils versions can resolve Thumb-2 branches to
  1279. locally-defined, preemptible global symbols as short-range "b.n"
  1280. branch instructions.
  1281. This is a problem, because there's no guarantee the final
  1282. destination of the symbol, or any candidate locations for a
  1283. trampoline, are within range of the branch. For this reason, the
  1284. kernel does not support fixing up the R_ARM_THM_JUMP11 (102)
  1285. relocation in modules at all, and it makes little sense to add
  1286. support.
  1287. The symptom is that the kernel fails with an "unsupported
  1288. relocation" error when loading some modules.
  1289. Until fixed tools are available, passing
  1290. -fno-optimize-sibling-calls to gcc should prevent gcc generating
  1291. code which hits this problem, at the cost of a bit of extra runtime
  1292. stack usage in some cases.
  1293. The problem is described in more detail at:
  1294. https://bugs.launchpad.net/binutils-linaro/+bug/725126
  1295. Only Thumb-2 kernels are affected.
  1296. Unless you are sure your tools don't have this problem, say Y.
  1297. config ARM_ASM_UNIFIED
  1298. bool
  1299. config AEABI
  1300. bool "Use the ARM EABI to compile the kernel"
  1301. help
  1302. This option allows for the kernel to be compiled using the latest
  1303. ARM ABI (aka EABI). This is only useful if you are using a user
  1304. space environment that is also compiled with EABI.
  1305. Since there are major incompatibilities between the legacy ABI and
  1306. EABI, especially with regard to structure member alignment, this
  1307. option also changes the kernel syscall calling convention to
  1308. disambiguate both ABIs and allow for backward compatibility support
  1309. (selected with CONFIG_OABI_COMPAT).
  1310. To use this you need GCC version 4.0.0 or later.
  1311. config OABI_COMPAT
  1312. bool "Allow old ABI binaries to run with this kernel (EXPERIMENTAL)"
  1313. depends on AEABI && EXPERIMENTAL && !THUMB2_KERNEL
  1314. default y
  1315. help
  1316. This option preserves the old syscall interface along with the
  1317. new (ARM EABI) one. It also provides a compatibility layer to
  1318. intercept syscalls that have structure arguments which layout
  1319. in memory differs between the legacy ABI and the new ARM EABI
  1320. (only for non "thumb" binaries). This option adds a tiny
  1321. overhead to all syscalls and produces a slightly larger kernel.
  1322. If you know you'll be using only pure EABI user space then you
  1323. can say N here. If this option is not selected and you attempt
  1324. to execute a legacy ABI binary then the result will be
  1325. UNPREDICTABLE (in fact it can be predicted that it won't work
  1326. at all). If in doubt say Y.
  1327. config ARCH_HAS_HOLES_MEMORYMODEL
  1328. bool
  1329. config ARCH_SPARSEMEM_ENABLE
  1330. bool
  1331. config ARCH_SPARSEMEM_DEFAULT
  1332. def_bool ARCH_SPARSEMEM_ENABLE
  1333. config ARCH_SELECT_MEMORY_MODEL
  1334. def_bool ARCH_SPARSEMEM_ENABLE
  1335. config HAVE_ARCH_PFN_VALID
  1336. def_bool ARCH_HAS_HOLES_MEMORYMODEL || !SPARSEMEM
  1337. config HIGHMEM
  1338. bool "High Memory Support"
  1339. depends on MMU
  1340. help
  1341. The address space of ARM processors is only 4 Gigabytes large
  1342. and it has to accommodate user address space, kernel address
  1343. space as well as some memory mapped IO. That means that, if you
  1344. have a large amount of physical memory and/or IO, not all of the
  1345. memory can be "permanently mapped" by the kernel. The physical
  1346. memory that is not permanently mapped is called "high memory".
  1347. Depending on the selected kernel/user memory split, minimum
  1348. vmalloc space and actual amount of RAM, you may not need this
  1349. option which should result in a slightly faster kernel.
  1350. If unsure, say n.
  1351. config HIGHPTE
  1352. bool "Allocate 2nd-level pagetables from highmem"
  1353. depends on HIGHMEM
  1354. config HW_PERF_EVENTS
  1355. bool "Enable hardware performance counter support for perf events"
  1356. depends on PERF_EVENTS && CPU_HAS_PMU
  1357. default y
  1358. help
  1359. Enable hardware performance counter support for perf events. If
  1360. disabled, perf events will use software events only.
  1361. source "mm/Kconfig"
  1362. config FORCE_MAX_ZONEORDER
  1363. int "Maximum zone order" if ARCH_SHMOBILE
  1364. range 11 64 if ARCH_SHMOBILE
  1365. default "9" if SA1111
  1366. default "11"
  1367. help
  1368. The kernel memory allocator divides physically contiguous memory
  1369. blocks into "zones", where each zone is a power of two number of
  1370. pages. This option selects the largest power of two that the kernel
  1371. keeps in the memory allocator. If you need to allocate very large
  1372. blocks of physically contiguous memory, then you may need to
  1373. increase this value.
  1374. This config option is actually maximum order plus one. For example,
  1375. a value of 11 means that the largest free memory block is 2^10 pages.
  1376. config LEDS
  1377. bool "Timer and CPU usage LEDs"
  1378. depends on ARCH_CDB89712 || ARCH_EBSA110 || \
  1379. ARCH_EBSA285 || ARCH_INTEGRATOR || \
  1380. ARCH_LUBBOCK || MACH_MAINSTONE || ARCH_NETWINDER || \
  1381. ARCH_OMAP || ARCH_P720T || ARCH_PXA_IDP || \
  1382. ARCH_SA1100 || ARCH_SHARK || ARCH_VERSATILE || \
  1383. ARCH_AT91 || ARCH_DAVINCI || \
  1384. ARCH_KS8695 || MACH_RD88F5182 || ARCH_REALVIEW
  1385. help
  1386. If you say Y here, the LEDs on your machine will be used
  1387. to provide useful information about your current system status.
  1388. If you are compiling a kernel for a NetWinder or EBSA-285, you will
  1389. be able to select which LEDs are active using the options below. If
  1390. you are compiling a kernel for the EBSA-110 or the LART however, the
  1391. red LED will simply flash regularly to indicate that the system is
  1392. still functional. It is safe to say Y here if you have a CATS
  1393. system, but the driver will do nothing.
  1394. config LEDS_TIMER
  1395. bool "Timer LED" if (!ARCH_CDB89712 && !ARCH_OMAP) || \
  1396. OMAP_OSK_MISTRAL || MACH_OMAP_H2 \
  1397. || MACH_OMAP_PERSEUS2
  1398. depends on LEDS
  1399. depends on !GENERIC_CLOCKEVENTS
  1400. default y if ARCH_EBSA110
  1401. help
  1402. If you say Y here, one of the system LEDs (the green one on the
  1403. NetWinder, the amber one on the EBSA285, or the red one on the LART)
  1404. will flash regularly to indicate that the system is still
  1405. operational. This is mainly useful to kernel hackers who are
  1406. debugging unstable kernels.
  1407. The LART uses the same LED for both Timer LED and CPU usage LED
  1408. functions. You may choose to use both, but the Timer LED function
  1409. will overrule the CPU usage LED.
  1410. config LEDS_CPU
  1411. bool "CPU usage LED" if (!ARCH_CDB89712 && !ARCH_EBSA110 && \
  1412. !ARCH_OMAP) \
  1413. || OMAP_OSK_MISTRAL || MACH_OMAP_H2 \
  1414. || MACH_OMAP_PERSEUS2
  1415. depends on LEDS
  1416. help
  1417. If you say Y here, the red LED will be used to give a good real
  1418. time indication of CPU usage, by lighting whenever the idle task
  1419. is not currently executing.
  1420. The LART uses the same LED for both Timer LED and CPU usage LED
  1421. functions. You may choose to use both, but the Timer LED function
  1422. will overrule the CPU usage LED.
  1423. config ALIGNMENT_TRAP
  1424. bool
  1425. depends on CPU_CP15_MMU
  1426. default y if !ARCH_EBSA110
  1427. select HAVE_PROC_CPU if PROC_FS
  1428. help
  1429. ARM processors cannot fetch/store information which is not
  1430. naturally aligned on the bus, i.e., a 4 byte fetch must start at an
  1431. address divisible by 4. On 32-bit ARM processors, these non-aligned
  1432. fetch/store instructions will be emulated in software if you say
  1433. here, which has a severe performance impact. This is necessary for
  1434. correct operation of some network protocols. With an IP-only
  1435. configuration it is safe to say N, otherwise say Y.
  1436. config UACCESS_WITH_MEMCPY
  1437. bool "Use kernel mem{cpy,set}() for {copy_to,clear}_user() (EXPERIMENTAL)"
  1438. depends on MMU && EXPERIMENTAL
  1439. default y if CPU_FEROCEON
  1440. help
  1441. Implement faster copy_to_user and clear_user methods for CPU
  1442. cores where a 8-word STM instruction give significantly higher
  1443. memory write throughput than a sequence of individual 32bit stores.
  1444. A possible side effect is a slight increase in scheduling latency
  1445. between threads sharing the same address space if they invoke
  1446. such copy operations with large buffers.
  1447. However, if the CPU data cache is using a write-allocate mode,
  1448. this option is unlikely to provide any performance gain.
  1449. config SECCOMP
  1450. bool
  1451. prompt "Enable seccomp to safely compute untrusted bytecode"
  1452. ---help---
  1453. This kernel feature is useful for number crunching applications
  1454. that may need to compute untrusted bytecode during their
  1455. execution. By using pipes or other transports made available to
  1456. the process as file descriptors supporting the read/write
  1457. syscalls, it's possible to isolate those applications in
  1458. their own address space using seccomp. Once seccomp is
  1459. enabled via prctl(PR_SET_SECCOMP), it cannot be disabled
  1460. and the task is only allowed to execute a few safe syscalls
  1461. defined by each seccomp mode.
  1462. config CC_STACKPROTECTOR
  1463. bool "Enable -fstack-protector buffer overflow detection (EXPERIMENTAL)"
  1464. depends on EXPERIMENTAL
  1465. help
  1466. This option turns on the -fstack-protector GCC feature. This
  1467. feature puts, at the beginning of functions, a canary value on
  1468. the stack just before the return address, and validates
  1469. the value just before actually returning. Stack based buffer
  1470. overflows (that need to overwrite this return address) now also
  1471. overwrite the canary, which gets detected and the attack is then
  1472. neutralized via a kernel panic.
  1473. This feature requires gcc version 4.2 or above.
  1474. config DEPRECATED_PARAM_STRUCT
  1475. bool "Provide old way to pass kernel parameters"
  1476. help
  1477. This was deprecated in 2001 and announced to live on for 5 years.
  1478. Some old boot loaders still use this way.
  1479. endmenu
  1480. menu "Boot options"
  1481. config USE_OF
  1482. bool "Flattened Device Tree support"
  1483. select OF
  1484. select OF_EARLY_FLATTREE
  1485. select IRQ_DOMAIN
  1486. help
  1487. Include support for flattened device tree machine descriptions.
  1488. # Compressed boot loader in ROM. Yes, we really want to ask about
  1489. # TEXT and BSS so we preserve their values in the config files.
  1490. config ZBOOT_ROM_TEXT
  1491. hex "Compressed ROM boot loader base address"
  1492. default "0"
  1493. help
  1494. The physical address at which the ROM-able zImage is to be
  1495. placed in the target. Platforms which normally make use of
  1496. ROM-able zImage formats normally set this to a suitable
  1497. value in their defconfig file.
  1498. If ZBOOT_ROM is not enabled, this has no effect.
  1499. config ZBOOT_ROM_BSS
  1500. hex "Compressed ROM boot loader BSS address"
  1501. default "0"
  1502. help
  1503. The base address of an area of read/write memory in the target
  1504. for the ROM-able zImage which must be available while the
  1505. decompressor is running. It must be large enough to hold the
  1506. entire decompressed kernel plus an additional 128 KiB.
  1507. Platforms which normally make use of ROM-able zImage formats
  1508. normally set this to a suitable value in their defconfig file.
  1509. If ZBOOT_ROM is not enabled, this has no effect.
  1510. config ZBOOT_ROM
  1511. bool "Compressed boot loader in ROM/flash"
  1512. depends on ZBOOT_ROM_TEXT != ZBOOT_ROM_BSS
  1513. help
  1514. Say Y here if you intend to execute your compressed kernel image
  1515. (zImage) directly from ROM or flash. If unsure, say N.
  1516. choice
  1517. prompt "Include SD/MMC loader in zImage (EXPERIMENTAL)"
  1518. depends on ZBOOT_ROM && ARCH_SH7372 && EXPERIMENTAL
  1519. default ZBOOT_ROM_NONE
  1520. help
  1521. Include experimental SD/MMC loading code in the ROM-able zImage.
  1522. With this enabled it is possible to write the the ROM-able zImage
  1523. kernel image to an MMC or SD card and boot the kernel straight
  1524. from the reset vector. At reset the processor Mask ROM will load
  1525. the first part of the the ROM-able zImage which in turn loads the
  1526. rest the kernel image to RAM.
  1527. config ZBOOT_ROM_NONE
  1528. bool "No SD/MMC loader in zImage (EXPERIMENTAL)"
  1529. help
  1530. Do not load image from SD or MMC
  1531. config ZBOOT_ROM_MMCIF
  1532. bool "Include MMCIF loader in zImage (EXPERIMENTAL)"
  1533. help
  1534. Load image from MMCIF hardware block.
  1535. config ZBOOT_ROM_SH_MOBILE_SDHI
  1536. bool "Include SuperH Mobile SDHI loader in zImage (EXPERIMENTAL)"
  1537. help
  1538. Load image from SDHI hardware block
  1539. endchoice
  1540. config CMDLINE
  1541. string "Default kernel command string"
  1542. default ""
  1543. help
  1544. On some architectures (EBSA110 and CATS), there is currently no way
  1545. for the boot loader to pass arguments to the kernel. For these
  1546. architectures, you should supply some command-line options at build
  1547. time by entering them here. As a minimum, you should specify the
  1548. memory size and the root device (e.g., mem=64M root=/dev/nfs).
  1549. choice
  1550. prompt "Kernel command line type" if CMDLINE != ""
  1551. default CMDLINE_FROM_BOOTLOADER
  1552. config CMDLINE_FROM_BOOTLOADER
  1553. bool "Use bootloader kernel arguments if available"
  1554. help
  1555. Uses the command-line options passed by the boot loader. If
  1556. the boot loader doesn't provide any, the default kernel command
  1557. string provided in CMDLINE will be used.
  1558. config CMDLINE_EXTEND
  1559. bool "Extend bootloader kernel arguments"
  1560. help
  1561. The command-line arguments provided by the boot loader will be
  1562. appended to the default kernel command string.
  1563. config CMDLINE_FORCE
  1564. bool "Always use the default kernel command string"
  1565. help
  1566. Always use the default kernel command string, even if the boot
  1567. loader passes other arguments to the kernel.
  1568. This is useful if you cannot or don't want to change the
  1569. command-line options your boot loader passes to the kernel.
  1570. endchoice
  1571. config XIP_KERNEL
  1572. bool "Kernel Execute-In-Place from ROM"
  1573. depends on !ZBOOT_ROM
  1574. help
  1575. Execute-In-Place allows the kernel to run from non-volatile storage
  1576. directly addressable by the CPU, such as NOR flash. This saves RAM
  1577. space since the text section of the kernel is not loaded from flash
  1578. to RAM. Read-write sections, such as the data section and stack,
  1579. are still copied to RAM. The XIP kernel is not compressed since
  1580. it has to run directly from flash, so it will take more space to
  1581. store it. The flash address used to link the kernel object files,
  1582. and for storing it, is configuration dependent. Therefore, if you
  1583. say Y here, you must know the proper physical address where to
  1584. store the kernel image depending on your own flash memory usage.
  1585. Also note that the make target becomes "make xipImage" rather than
  1586. "make zImage" or "make Image". The final kernel binary to put in
  1587. ROM memory will be arch/arm/boot/xipImage.
  1588. If unsure, say N.
  1589. config XIP_PHYS_ADDR
  1590. hex "XIP Kernel Physical Location"
  1591. depends on XIP_KERNEL
  1592. default "0x00080000"
  1593. help
  1594. This is the physical address in your flash memory the kernel will
  1595. be linked for and stored to. This address is dependent on your
  1596. own flash usage.
  1597. config KEXEC
  1598. bool "Kexec system call (EXPERIMENTAL)"
  1599. depends on EXPERIMENTAL
  1600. help
  1601. kexec is a system call that implements the ability to shutdown your
  1602. current kernel, and to start another kernel. It is like a reboot
  1603. but it is independent of the system firmware. And like a reboot
  1604. you can start any kernel with it, not just Linux.
  1605. It is an ongoing process to be certain the hardware in a machine
  1606. is properly shutdown, so do not be surprised if this code does not
  1607. initially work for you. It may help to enable device hotplugging
  1608. support.
  1609. config ATAGS_PROC
  1610. bool "Export atags in procfs"
  1611. depends on KEXEC
  1612. default y
  1613. help
  1614. Should the atags used to boot the kernel be exported in an "atags"
  1615. file in procfs. Useful with kexec.
  1616. config CRASH_DUMP
  1617. bool "Build kdump crash kernel (EXPERIMENTAL)"
  1618. depends on EXPERIMENTAL
  1619. help
  1620. Generate crash dump after being started by kexec. This should
  1621. be normally only set in special crash dump kernels which are
  1622. loaded in the main kernel with kexec-tools into a specially
  1623. reserved region and then later executed after a crash by
  1624. kdump/kexec. The crash dump kernel must be compiled to a
  1625. memory address not used by the main kernel
  1626. For more details see Documentation/kdump/kdump.txt
  1627. config AUTO_ZRELADDR
  1628. bool "Auto calculation of the decompressed kernel image address"
  1629. depends on !ZBOOT_ROM && !ARCH_U300
  1630. help
  1631. ZRELADDR is the physical address where the decompressed kernel
  1632. image will be placed. If AUTO_ZRELADDR is selected, the address
  1633. will be determined at run-time by masking the current IP with
  1634. 0xf8000000. This assumes the zImage being placed in the first 128MB
  1635. from start of memory.
  1636. endmenu
  1637. menu "CPU Power Management"
  1638. if ARCH_HAS_CPUFREQ
  1639. source "drivers/cpufreq/Kconfig"
  1640. config CPU_FREQ_IMX
  1641. tristate "CPUfreq driver for i.MX CPUs"
  1642. depends on ARCH_MXC && CPU_FREQ
  1643. help
  1644. This enables the CPUfreq driver for i.MX CPUs.
  1645. config CPU_FREQ_SA1100
  1646. bool
  1647. config CPU_FREQ_SA1110
  1648. bool
  1649. config CPU_FREQ_INTEGRATOR
  1650. tristate "CPUfreq driver for ARM Integrator CPUs"
  1651. depends on ARCH_INTEGRATOR && CPU_FREQ
  1652. default y
  1653. help
  1654. This enables the CPUfreq driver for ARM Integrator CPUs.
  1655. For details, take a look at <file:Documentation/cpu-freq>.
  1656. If in doubt, say Y.
  1657. config CPU_FREQ_PXA
  1658. bool
  1659. depends on CPU_FREQ && ARCH_PXA && PXA25x
  1660. default y
  1661. select CPU_FREQ_DEFAULT_GOV_USERSPACE
  1662. config CPU_FREQ_S3C
  1663. bool
  1664. help
  1665. Internal configuration node for common cpufreq on Samsung SoC
  1666. config CPU_FREQ_S3C24XX
  1667. bool "CPUfreq driver for Samsung S3C24XX series CPUs (EXPERIMENTAL)"
  1668. depends on ARCH_S3C2410 && CPU_FREQ && EXPERIMENTAL
  1669. select CPU_FREQ_S3C
  1670. help
  1671. This enables the CPUfreq driver for the Samsung S3C24XX family
  1672. of CPUs.
  1673. For details, take a look at <file:Documentation/cpu-freq>.
  1674. If in doubt, say N.
  1675. config CPU_FREQ_S3C24XX_PLL
  1676. bool "Support CPUfreq changing of PLL frequency (EXPERIMENTAL)"
  1677. depends on CPU_FREQ_S3C24XX && EXPERIMENTAL
  1678. help
  1679. Compile in support for changing the PLL frequency from the
  1680. S3C24XX series CPUfreq driver. The PLL takes time to settle
  1681. after a frequency change, so by default it is not enabled.
  1682. This also means that the PLL tables for the selected CPU(s) will
  1683. be built which may increase the size of the kernel image.
  1684. config CPU_FREQ_S3C24XX_DEBUG
  1685. bool "Debug CPUfreq Samsung driver core"
  1686. depends on CPU_FREQ_S3C24XX
  1687. help
  1688. Enable s3c_freq_dbg for the Samsung S3C CPUfreq core
  1689. config CPU_FREQ_S3C24XX_IODEBUG
  1690. bool "Debug CPUfreq Samsung driver IO timing"
  1691. depends on CPU_FREQ_S3C24XX
  1692. help
  1693. Enable s3c_freq_iodbg for the Samsung S3C CPUfreq core
  1694. config CPU_FREQ_S3C24XX_DEBUGFS
  1695. bool "Export debugfs for CPUFreq"
  1696. depends on CPU_FREQ_S3C24XX && DEBUG_FS
  1697. help
  1698. Export status information via debugfs.
  1699. endif
  1700. source "drivers/cpuidle/Kconfig"
  1701. endmenu
  1702. menu "Floating point emulation"
  1703. comment "At least one emulation must be selected"
  1704. config FPE_NWFPE
  1705. bool "NWFPE math emulation"
  1706. depends on (!AEABI || OABI_COMPAT) && !THUMB2_KERNEL
  1707. ---help---
  1708. Say Y to include the NWFPE floating point emulator in the kernel.
  1709. This is necessary to run most binaries. Linux does not currently
  1710. support floating point hardware so you need to say Y here even if
  1711. your machine has an FPA or floating point co-processor podule.
  1712. You may say N here if you are going to load the Acorn FPEmulator
  1713. early in the bootup.
  1714. config FPE_NWFPE_XP
  1715. bool "Support extended precision"
  1716. depends on FPE_NWFPE
  1717. help
  1718. Say Y to include 80-bit support in the kernel floating-point
  1719. emulator. Otherwise, only 32 and 64-bit support is compiled in.
  1720. Note that gcc does not generate 80-bit operations by default,
  1721. so in most cases this option only enlarges the size of the
  1722. floating point emulator without any good reason.
  1723. You almost surely want to say N here.
  1724. config FPE_FASTFPE
  1725. bool "FastFPE math emulation (EXPERIMENTAL)"
  1726. depends on (!AEABI || OABI_COMPAT) && !CPU_32v3 && EXPERIMENTAL
  1727. ---help---
  1728. Say Y here to include the FAST floating point emulator in the kernel.
  1729. This is an experimental much faster emulator which now also has full
  1730. precision for the mantissa. It does not support any exceptions.
  1731. It is very simple, and approximately 3-6 times faster than NWFPE.
  1732. It should be sufficient for most programs. It may be not suitable
  1733. for scientific calculations, but you have to check this for yourself.
  1734. If you do not feel you need a faster FP emulation you should better
  1735. choose NWFPE.
  1736. config VFP
  1737. bool "VFP-format floating point maths"
  1738. depends on CPU_V6 || CPU_V6K || CPU_ARM926T || CPU_V7 || CPU_FEROCEON
  1739. help
  1740. Say Y to include VFP support code in the kernel. This is needed
  1741. if your hardware includes a VFP unit.
  1742. Please see <file:Documentation/arm/VFP/release-notes.txt> for
  1743. release notes and additional status information.
  1744. Say N if your target does not have VFP hardware.
  1745. config VFPv3
  1746. bool
  1747. depends on VFP
  1748. default y if CPU_V7
  1749. config NEON
  1750. bool "Advanced SIMD (NEON) Extension support"
  1751. depends on VFPv3 && CPU_V7
  1752. help
  1753. Say Y to include support code for NEON, the ARMv7 Advanced SIMD
  1754. Extension.
  1755. endmenu
  1756. menu "Userspace binary formats"
  1757. source "fs/Kconfig.binfmt"
  1758. config ARTHUR
  1759. tristate "RISC OS personality"
  1760. depends on !AEABI
  1761. help
  1762. Say Y here to include the kernel code necessary if you want to run
  1763. Acorn RISC OS/Arthur binaries under Linux. This code is still very
  1764. experimental; if this sounds frightening, say N and sleep in peace.
  1765. You can also say M here to compile this support as a module (which
  1766. will be called arthur).
  1767. endmenu
  1768. menu "Power management options"
  1769. source "kernel/power/Kconfig"
  1770. config ARCH_SUSPEND_POSSIBLE
  1771. depends on !ARCH_S5P64X0 && !ARCH_S5PC100
  1772. depends on CPU_ARM920T || CPU_ARM926T || CPU_SA1100 || \
  1773. CPU_V6 || CPU_V6K || CPU_V7 || CPU_XSC3 || CPU_XSCALE
  1774. def_bool y
  1775. endmenu
  1776. source "net/Kconfig"
  1777. source "drivers/Kconfig"
  1778. source "fs/Kconfig"
  1779. source "arch/arm/Kconfig.debug"
  1780. source "security/Kconfig"
  1781. source "crypto/Kconfig"
  1782. source "lib/Kconfig"