Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 475549faa1
Branches Tags
linux-vybrid_pu...
/
include
/
asm-arm
/
arch-iop33x
/
iop331.h

iop331.h 3.9 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110 
  1. /*
    2. 

  2.  * linux/include/asm/arch-iop33x/iop331.h
    3. 

  3.  *
    4. 

  4.  * Intel IOP331 Chip definitions
    5. 

  5.  *
    6. 

  6.  * Author: Dave Jiang (dave.jiang@intel.com)
    7. 

  7.  * Copyright (C) 2003, 2004 Intel Corp.
    8. 

  8.  *
    9. 

  9.  * This program is free software; you can redistribute it and/or modify
    10. 

  10.  * it under the terms of the GNU General Public License version 2 as
    11. 

  11.  * published by the Free Software Foundation.
    12. 

  12.  */
    13. 

  13. 

  14. #ifndef _IOP331_HW_H_
    15. 

  15. #define _IOP331_HW_H_
    16. 

  16. 

  17. 

  18. /*
    19. 

  19.  * This is needed for mixed drivers that need to work on all
    20. 

  20.  * IOP3xx variants but behave slightly differently on each.
    21. 

  21.  */
    22. 

  22. #ifndef __ASSEMBLY__
    23. 

  23. #define	iop_is_331()		1
    24. 

  24. #endif
    25. 

  25. 

  26. /*
    27. 

  27.  * IOP331 chipset registers
    28. 

  28.  */
    29. 

  29. #define IOP331_VIRT_MEM_BASE  0xfeffe000  /* chip virtual mem address*/
    30. 

  30. #define IOP331_PHYS_MEM_BASE  0xffffe000  /* chip physical memory address */
    31. 

  31. #define IOP331_REG_ADDR(reg) (IOP331_VIRT_MEM_BASE | (reg))
    32. 

  32. 

  33. /* Reserved 0x00000000 through 0x000000FF */
    34. 

  34. 

  35. /* Address Translation Unit 0x00000100 through 0x000001FF */
    36. 

  36. 

  37. /* Messaging Unit 0x00000300 through 0x000003FF */
    38. 

  38. 

  39. /* DMA Controller 0x00000400 through 0x000004FF */
    40. 

  40. 

  41. /* Memory controller 0x00000500 through 0x0005FF */
    42. 

  42. 

  43. /* Peripheral bus interface unit 0x00000680 through 0x0006FF */
    44. 

  44. 

  45. /* Peripheral performance monitoring unit 0x00000700 through 0x00077F */
    46. 

  46. /* Internal arbitration unit 0x00000780 through 0x0007BF */
    47. 

  47. 

  48. /* Interrupt Controller */
    49. 

  49. #define IOP331_INTCTL0    (volatile u32 *)IOP331_REG_ADDR(0x00000790)
    50. 

  50. #define IOP331_INTCTL1    (volatile u32 *)IOP331_REG_ADDR(0x00000794)
    51. 

  51. #define IOP331_INTSTR0    (volatile u32 *)IOP331_REG_ADDR(0x00000798)
    52. 

  52. #define IOP331_INTSTR1    (volatile u32 *)IOP331_REG_ADDR(0x0000079C)
    53. 

  53. #define IOP331_IINTSRC0   (volatile u32 *)IOP331_REG_ADDR(0x000007A0)
    54. 

  54. #define IOP331_IINTSRC1   (volatile u32 *)IOP331_REG_ADDR(0x000007A4)
    55. 

  55. #define IOP331_FINTSRC0   (volatile u32 *)IOP331_REG_ADDR(0x000007A8)
    56. 

  56. #define IOP331_FINTSRC1   (volatile u32 *)IOP331_REG_ADDR(0x000007AC)
    57. 

  57. #define IOP331_IPR0       (volatile u32 *)IOP331_REG_ADDR(0x000007B0)
    58. 

  58. #define IOP331_IPR1       (volatile u32 *)IOP331_REG_ADDR(0x000007B4)
    59. 

  59. #define IOP331_IPR2       (volatile u32 *)IOP331_REG_ADDR(0x000007B8)
    60. 

  60. #define IOP331_IPR3       (volatile u32 *)IOP331_REG_ADDR(0x000007BC)
    61. 

  61. #define IOP331_INTBASE    (volatile u32 *)IOP331_REG_ADDR(0x000007C0)
    62. 

  62. #define IOP331_INTSIZE    (volatile u32 *)IOP331_REG_ADDR(0x000007C4)
    63. 

  63. #define IOP331_IINTVEC    (volatile u32 *)IOP331_REG_ADDR(0x000007C8)
    64. 

  64. #define IOP331_FINTVEC    (volatile u32 *)IOP331_REG_ADDR(0x000007CC)
    65. 

  65. 

  66. 

  67. /* Application accelerator unit 0x00000800 - 0x000008FF */
    68. 

  68. 

  69. #define IOP331_SPDSCR	  (volatile u32 *)IOP331_REG_ADDR(0x000015C0)
    70. 

  70. #define IOP331_PPDSCR	  (volatile u32 *)IOP331_REG_ADDR(0x000015C8)
    71. 

  71. /* SSP serial port unit 0x00001600 - 0x0000167F */
    72. 

  72. 

  73. /* I2C bus interface unit 0x00001680 - 0x000016FF */
    74. 

  74. 

  75. /* 0x00001700 through 0x0000172C  UART 0 */
    76. 

  76. 

  77. /* Reserved 0x00001730 through 0x0000173F */
    78. 

  78. 

  79. /* 0x00001740 through 0x0000176C UART 1 */
    80. 

  80. 

  81. #define IOP331_UART0_PHYS  (IOP331_PHYS_MEM_BASE | 0x00001700)	/* UART #1 physical */
    82. 

  82. #define IOP331_UART1_PHYS  (IOP331_PHYS_MEM_BASE | 0x00001740)	/* UART #2 physical */
    83. 

  83. #define IOP331_UART0_VIRT  (IOP331_VIRT_MEM_BASE | 0x00001700) /* UART #1 virtual addr */
    84. 

  84. #define IOP331_UART1_VIRT  (IOP331_VIRT_MEM_BASE | 0x00001740) /* UART #2 virtual addr */
    85. 

  85. 

  86. /* Reserved 0x00001770 through 0x0000177F */
    87. 

  87. 

  88. /* General Purpose I/O Registers */
    89. 

  89. #define IOP331_GPOE       (volatile u32 *)IOP331_REG_ADDR(0x00001780)
    90. 

  90. #define IOP331_GPID       (volatile u32 *)IOP331_REG_ADDR(0x00001784)
    91. 

  91. #define IOP331_GPOD       (volatile u32 *)IOP331_REG_ADDR(0x00001788)
    92. 

  92. 

  93. /* Reserved 0x0000178c through 0x000019ff */
    94. 

  94. 

  95. /*
    96. 

  96.  * Peripherals that are shared between the iop32x and iop33x but
    97. 

  97.  * located at different addresses.
    98. 

  98.  */
    99. 

  99. #define IOP3XX_GPIO_REG(reg)   (IOP3XX_PERIPHERAL_VIRT_BASE + 0x1780 + (reg))
    100. 

  100. #define IOP3XX_TIMER_REG(reg)  (IOP3XX_PERIPHERAL_VIRT_BASE + 0x07d0 + (reg))
    101. 

  101. 

  102. #include <asm/hardware/iop3xx.h>
    103. 

  103. 

  104. 

  105. #ifndef __ASSEMBLY__
    106. 

  106. extern void iop331_init_irq(void);
    107. 

  107. extern void iop331_time_init(void);
    108. 

  108. #endif
    109. 

  109. 

  110. #endif // _IOP331_HW_H_
    111.