integrator.dtsi 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. /*
  2. * SoC core Device Tree for the ARM Integrator platforms
  3. */
  4. /include/ "skeleton.dtsi"
  5. / {
  6. timer@13000000 {
  7. reg = <0x13000000 0x100>;
  8. interrupt-parent = <&pic>;
  9. interrupts = <5>;
  10. };
  11. timer@13000100 {
  12. reg = <0x13000100 0x100>;
  13. interrupt-parent = <&pic>;
  14. interrupts = <6>;
  15. };
  16. timer@13000200 {
  17. reg = <0x13000200 0x100>;
  18. interrupt-parent = <&pic>;
  19. interrupts = <7>;
  20. };
  21. pic@14000000 {
  22. compatible = "arm,versatile-fpga-irq";
  23. #interrupt-cells = <1>;
  24. interrupt-controller;
  25. reg = <0x14000000 0x100>;
  26. clear-mask = <0xffffffff>;
  27. };
  28. fpga {
  29. compatible = "arm,amba-bus", "simple-bus";
  30. #address-cells = <1>;
  31. #size-cells = <1>;
  32. ranges;
  33. interrupt-parent = <&pic>;
  34. /*
  35. * These PrimeCells are in the same locations and using the
  36. * same interrupts in all Integrators, however the silicon
  37. * version deployed is different.
  38. */
  39. rtc@15000000 {
  40. reg = <0x15000000 0x1000>;
  41. interrupts = <8>;
  42. };
  43. uart@16000000 {
  44. reg = <0x16000000 0x1000>;
  45. interrupts = <1>;
  46. };
  47. uart@17000000 {
  48. reg = <0x17000000 0x1000>;
  49. interrupts = <2>;
  50. };
  51. kmi@18000000 {
  52. reg = <0x18000000 0x1000>;
  53. interrupts = <3>;
  54. };
  55. kmi@19000000 {
  56. reg = <0x19000000 0x1000>;
  57. interrupts = <4>;
  58. };
  59. };
  60. };