ppi.c 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322
  1. /*
  2. * ppi.c Analog Devices Parallel Peripheral Interface driver
  3. *
  4. * Copyright (c) 2011 Analog Devices Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  18. */
  19. #include <linux/module.h>
  20. #include <linux/slab.h>
  21. #include <asm/bfin_ppi.h>
  22. #include <asm/blackfin.h>
  23. #include <asm/cacheflush.h>
  24. #include <asm/dma.h>
  25. #include <asm/portmux.h>
  26. #include <media/blackfin/ppi.h>
  27. static int ppi_attach_irq(struct ppi_if *ppi, irq_handler_t handler);
  28. static void ppi_detach_irq(struct ppi_if *ppi);
  29. static int ppi_start(struct ppi_if *ppi);
  30. static int ppi_stop(struct ppi_if *ppi);
  31. static int ppi_set_params(struct ppi_if *ppi, struct ppi_params *params);
  32. static void ppi_update_addr(struct ppi_if *ppi, unsigned long addr);
  33. static const struct ppi_ops ppi_ops = {
  34. .attach_irq = ppi_attach_irq,
  35. .detach_irq = ppi_detach_irq,
  36. .start = ppi_start,
  37. .stop = ppi_stop,
  38. .set_params = ppi_set_params,
  39. .update_addr = ppi_update_addr,
  40. };
  41. static irqreturn_t ppi_irq_err(int irq, void *dev_id)
  42. {
  43. struct ppi_if *ppi = dev_id;
  44. const struct ppi_info *info = ppi->info;
  45. switch (info->type) {
  46. case PPI_TYPE_PPI:
  47. {
  48. struct bfin_ppi_regs *reg = info->base;
  49. unsigned short status;
  50. /* register on bf561 is cleared when read
  51. * others are W1C
  52. */
  53. status = bfin_read16(&reg->status);
  54. bfin_write16(&reg->status, 0xff00);
  55. break;
  56. }
  57. case PPI_TYPE_EPPI:
  58. {
  59. struct bfin_eppi_regs *reg = info->base;
  60. bfin_write16(&reg->status, 0xffff);
  61. break;
  62. }
  63. case PPI_TYPE_EPPI3:
  64. {
  65. struct bfin_eppi3_regs *reg = info->base;
  66. bfin_write32(&reg->stat, 0xc0ff);
  67. break;
  68. }
  69. default:
  70. break;
  71. }
  72. return IRQ_HANDLED;
  73. }
  74. static int ppi_attach_irq(struct ppi_if *ppi, irq_handler_t handler)
  75. {
  76. const struct ppi_info *info = ppi->info;
  77. int ret;
  78. ret = request_dma(info->dma_ch, "PPI_DMA");
  79. if (ret) {
  80. pr_err("Unable to allocate DMA channel for PPI\n");
  81. return ret;
  82. }
  83. set_dma_callback(info->dma_ch, handler, ppi);
  84. if (ppi->err_int) {
  85. ret = request_irq(info->irq_err, ppi_irq_err, 0, "PPI ERROR", ppi);
  86. if (ret) {
  87. pr_err("Unable to allocate IRQ for PPI\n");
  88. free_dma(info->dma_ch);
  89. }
  90. }
  91. return ret;
  92. }
  93. static void ppi_detach_irq(struct ppi_if *ppi)
  94. {
  95. const struct ppi_info *info = ppi->info;
  96. if (ppi->err_int)
  97. free_irq(info->irq_err, ppi);
  98. free_dma(info->dma_ch);
  99. }
  100. static int ppi_start(struct ppi_if *ppi)
  101. {
  102. const struct ppi_info *info = ppi->info;
  103. /* enable DMA */
  104. enable_dma(info->dma_ch);
  105. /* enable PPI */
  106. ppi->ppi_control |= PORT_EN;
  107. switch (info->type) {
  108. case PPI_TYPE_PPI:
  109. {
  110. struct bfin_ppi_regs *reg = info->base;
  111. bfin_write16(&reg->control, ppi->ppi_control);
  112. break;
  113. }
  114. case PPI_TYPE_EPPI:
  115. {
  116. struct bfin_eppi_regs *reg = info->base;
  117. bfin_write32(&reg->control, ppi->ppi_control);
  118. break;
  119. }
  120. case PPI_TYPE_EPPI3:
  121. {
  122. struct bfin_eppi3_regs *reg = info->base;
  123. bfin_write32(&reg->ctl, ppi->ppi_control);
  124. break;
  125. }
  126. default:
  127. return -EINVAL;
  128. }
  129. SSYNC();
  130. return 0;
  131. }
  132. static int ppi_stop(struct ppi_if *ppi)
  133. {
  134. const struct ppi_info *info = ppi->info;
  135. /* disable PPI */
  136. ppi->ppi_control &= ~PORT_EN;
  137. switch (info->type) {
  138. case PPI_TYPE_PPI:
  139. {
  140. struct bfin_ppi_regs *reg = info->base;
  141. bfin_write16(&reg->control, ppi->ppi_control);
  142. break;
  143. }
  144. case PPI_TYPE_EPPI:
  145. {
  146. struct bfin_eppi_regs *reg = info->base;
  147. bfin_write32(&reg->control, ppi->ppi_control);
  148. break;
  149. }
  150. case PPI_TYPE_EPPI3:
  151. {
  152. struct bfin_eppi3_regs *reg = info->base;
  153. bfin_write32(&reg->ctl, ppi->ppi_control);
  154. break;
  155. }
  156. default:
  157. return -EINVAL;
  158. }
  159. /* disable DMA */
  160. clear_dma_irqstat(info->dma_ch);
  161. disable_dma(info->dma_ch);
  162. SSYNC();
  163. return 0;
  164. }
  165. static int ppi_set_params(struct ppi_if *ppi, struct ppi_params *params)
  166. {
  167. const struct ppi_info *info = ppi->info;
  168. int dma32 = 0;
  169. int dma_config, bytes_per_line;
  170. int hcount, hdelay, samples_per_line;
  171. bytes_per_line = params->width * params->bpp / 8;
  172. /* convert parameters unit from pixels to samples */
  173. hcount = params->width * params->bpp / params->dlen;
  174. hdelay = params->hdelay * params->bpp / params->dlen;
  175. samples_per_line = params->line * params->bpp / params->dlen;
  176. if (params->int_mask == 0xFFFFFFFF)
  177. ppi->err_int = false;
  178. else
  179. ppi->err_int = true;
  180. dma_config = (DMA_FLOW_STOP | RESTART | DMA2D | DI_EN_Y);
  181. ppi->ppi_control = params->ppi_control & ~PORT_EN;
  182. if (!(ppi->ppi_control & PORT_DIR))
  183. dma_config |= WNR;
  184. switch (info->type) {
  185. case PPI_TYPE_PPI:
  186. {
  187. struct bfin_ppi_regs *reg = info->base;
  188. if (params->ppi_control & DMA32)
  189. dma32 = 1;
  190. bfin_write16(&reg->control, ppi->ppi_control);
  191. bfin_write16(&reg->count, samples_per_line - 1);
  192. bfin_write16(&reg->frame, params->frame);
  193. break;
  194. }
  195. case PPI_TYPE_EPPI:
  196. {
  197. struct bfin_eppi_regs *reg = info->base;
  198. if ((params->ppi_control & PACK_EN)
  199. || (params->ppi_control & 0x38000) > DLEN_16)
  200. dma32 = 1;
  201. bfin_write32(&reg->control, ppi->ppi_control);
  202. bfin_write16(&reg->line, samples_per_line);
  203. bfin_write16(&reg->frame, params->frame);
  204. bfin_write16(&reg->hdelay, hdelay);
  205. bfin_write16(&reg->vdelay, params->vdelay);
  206. bfin_write16(&reg->hcount, hcount);
  207. bfin_write16(&reg->vcount, params->height);
  208. break;
  209. }
  210. case PPI_TYPE_EPPI3:
  211. {
  212. struct bfin_eppi3_regs *reg = info->base;
  213. if ((params->ppi_control & PACK_EN)
  214. || (params->ppi_control & 0x70000) > DLEN_16)
  215. dma32 = 1;
  216. bfin_write32(&reg->ctl, ppi->ppi_control);
  217. bfin_write32(&reg->line, samples_per_line);
  218. bfin_write32(&reg->frame, params->frame);
  219. bfin_write32(&reg->hdly, hdelay);
  220. bfin_write32(&reg->vdly, params->vdelay);
  221. bfin_write32(&reg->hcnt, hcount);
  222. bfin_write32(&reg->vcnt, params->height);
  223. if (params->int_mask)
  224. bfin_write32(&reg->imsk, params->int_mask & 0xFF);
  225. break;
  226. }
  227. default:
  228. return -EINVAL;
  229. }
  230. if (dma32) {
  231. dma_config |= WDSIZE_32 | PSIZE_32;
  232. set_dma_x_count(info->dma_ch, bytes_per_line >> 2);
  233. set_dma_x_modify(info->dma_ch, 4);
  234. set_dma_y_modify(info->dma_ch, 4);
  235. } else {
  236. dma_config |= WDSIZE_16 | PSIZE_16;
  237. set_dma_x_count(info->dma_ch, bytes_per_line >> 1);
  238. set_dma_x_modify(info->dma_ch, 2);
  239. set_dma_y_modify(info->dma_ch, 2);
  240. }
  241. set_dma_y_count(info->dma_ch, params->height);
  242. set_dma_config(info->dma_ch, dma_config);
  243. SSYNC();
  244. return 0;
  245. }
  246. static void ppi_update_addr(struct ppi_if *ppi, unsigned long addr)
  247. {
  248. set_dma_start_addr(ppi->info->dma_ch, addr);
  249. }
  250. struct ppi_if *ppi_create_instance(const struct ppi_info *info)
  251. {
  252. struct ppi_if *ppi;
  253. if (!info || !info->pin_req)
  254. return NULL;
  255. if (peripheral_request_list(info->pin_req, KBUILD_MODNAME)) {
  256. pr_err("request peripheral failed\n");
  257. return NULL;
  258. }
  259. ppi = kzalloc(sizeof(*ppi), GFP_KERNEL);
  260. if (!ppi) {
  261. peripheral_free_list(info->pin_req);
  262. pr_err("unable to allocate memory for ppi handle\n");
  263. return NULL;
  264. }
  265. ppi->ops = &ppi_ops;
  266. ppi->info = info;
  267. pr_info("ppi probe success\n");
  268. return ppi;
  269. }
  270. EXPORT_SYMBOL(ppi_create_instance);
  271. void ppi_delete_instance(struct ppi_if *ppi)
  272. {
  273. peripheral_free_list(ppi->info->pin_req);
  274. kfree(ppi);
  275. }
  276. EXPORT_SYMBOL(ppi_delete_instance);
  277. MODULE_DESCRIPTION("Analog Devices PPI driver");
  278. MODULE_AUTHOR("Scott Jiang <Scott.Jiang.Linux@gmail.com>");
  279. MODULE_LICENSE("GPL v2");