irq.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859
  1. /*
  2. * Derived from arch/i386/kernel/irq.c
  3. * Copyright (C) 1992 Linus Torvalds
  4. * Adapted from arch/i386 by Gary Thomas
  5. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  6. * Updated and modified by Cort Dougan <cort@fsmlabs.com>
  7. * Copyright (C) 1996-2001 Cort Dougan
  8. * Adapted for Power Macintosh by Paul Mackerras
  9. * Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)
  10. * Amiga/APUS changes by Jesper Skov (jskov@cygnus.co.uk).
  11. *
  12. * This program is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License
  14. * as published by the Free Software Foundation; either version
  15. * 2 of the License, or (at your option) any later version.
  16. *
  17. * This file contains the code used by various IRQ handling routines:
  18. * asking for different IRQ's should be done through these routines
  19. * instead of just grabbing them. Thus setups with different IRQ numbers
  20. * shouldn't result in any weird surprises, and installing new handlers
  21. * should be easier.
  22. *
  23. * The MPC8xx has an interrupt mask in the SIU. If a bit is set, the
  24. * interrupt is _enabled_. As expected, IRQ0 is bit 0 in the 32-bit
  25. * mask register (of which only 16 are defined), hence the weird shifting
  26. * and complement of the cached_irq_mask. I want to be able to stuff
  27. * this right into the SIU SMASK register.
  28. * Many of the prep/chrp functions are conditional compiled on CONFIG_8xx
  29. * to reduce code space and undefined function references.
  30. */
  31. #undef DEBUG
  32. #include <linux/module.h>
  33. #include <linux/threads.h>
  34. #include <linux/kernel_stat.h>
  35. #include <linux/signal.h>
  36. #include <linux/sched.h>
  37. #include <linux/ptrace.h>
  38. #include <linux/ioport.h>
  39. #include <linux/interrupt.h>
  40. #include <linux/timex.h>
  41. #include <linux/init.h>
  42. #include <linux/slab.h>
  43. #include <linux/delay.h>
  44. #include <linux/irq.h>
  45. #include <linux/seq_file.h>
  46. #include <linux/cpumask.h>
  47. #include <linux/profile.h>
  48. #include <linux/bitops.h>
  49. #include <linux/list.h>
  50. #include <linux/radix-tree.h>
  51. #include <linux/mutex.h>
  52. #include <linux/bootmem.h>
  53. #include <linux/pci.h>
  54. #include <asm/uaccess.h>
  55. #include <asm/system.h>
  56. #include <asm/io.h>
  57. #include <asm/pgtable.h>
  58. #include <asm/irq.h>
  59. #include <asm/cache.h>
  60. #include <asm/prom.h>
  61. #include <asm/ptrace.h>
  62. #include <asm/machdep.h>
  63. #include <asm/udbg.h>
  64. #ifdef CONFIG_PPC_ISERIES
  65. #include <asm/paca.h>
  66. #endif
  67. int __irq_offset_value;
  68. static int ppc_spurious_interrupts;
  69. #ifdef CONFIG_PPC32
  70. EXPORT_SYMBOL(__irq_offset_value);
  71. atomic_t ppc_n_lost_interrupts;
  72. #ifndef CONFIG_PPC_MERGE
  73. #define NR_MASK_WORDS ((NR_IRQS + 31) / 32)
  74. unsigned long ppc_cached_irq_mask[NR_MASK_WORDS];
  75. #endif
  76. #ifdef CONFIG_TAU_INT
  77. extern int tau_initialized;
  78. extern int tau_interrupts(int);
  79. #endif
  80. #endif /* CONFIG_PPC32 */
  81. #if defined(CONFIG_SMP) && !defined(CONFIG_PPC_MERGE)
  82. extern atomic_t ipi_recv;
  83. extern atomic_t ipi_sent;
  84. #endif
  85. #ifdef CONFIG_PPC64
  86. EXPORT_SYMBOL(irq_desc);
  87. int distribute_irqs = 1;
  88. #endif /* CONFIG_PPC64 */
  89. int show_interrupts(struct seq_file *p, void *v)
  90. {
  91. int i = *(loff_t *)v, j;
  92. struct irqaction *action;
  93. irq_desc_t *desc;
  94. unsigned long flags;
  95. if (i == 0) {
  96. seq_puts(p, " ");
  97. for_each_online_cpu(j)
  98. seq_printf(p, "CPU%d ", j);
  99. seq_putc(p, '\n');
  100. }
  101. if (i < NR_IRQS) {
  102. desc = get_irq_desc(i);
  103. spin_lock_irqsave(&desc->lock, flags);
  104. action = desc->action;
  105. if (!action || !action->handler)
  106. goto skip;
  107. seq_printf(p, "%3d: ", i);
  108. #ifdef CONFIG_SMP
  109. for_each_online_cpu(j)
  110. seq_printf(p, "%10u ", kstat_cpu(j).irqs[i]);
  111. #else
  112. seq_printf(p, "%10u ", kstat_irqs(i));
  113. #endif /* CONFIG_SMP */
  114. if (desc->chip)
  115. seq_printf(p, " %s ", desc->chip->typename);
  116. else
  117. seq_puts(p, " None ");
  118. seq_printf(p, "%s", (desc->status & IRQ_LEVEL) ? "Level " : "Edge ");
  119. seq_printf(p, " %s", action->name);
  120. for (action = action->next; action; action = action->next)
  121. seq_printf(p, ", %s", action->name);
  122. seq_putc(p, '\n');
  123. skip:
  124. spin_unlock_irqrestore(&desc->lock, flags);
  125. } else if (i == NR_IRQS) {
  126. #ifdef CONFIG_PPC32
  127. #ifdef CONFIG_TAU_INT
  128. if (tau_initialized){
  129. seq_puts(p, "TAU: ");
  130. for_each_online_cpu(j)
  131. seq_printf(p, "%10u ", tau_interrupts(j));
  132. seq_puts(p, " PowerPC Thermal Assist (cpu temp)\n");
  133. }
  134. #endif
  135. #if defined(CONFIG_SMP) && !defined(CONFIG_PPC_MERGE)
  136. /* should this be per processor send/receive? */
  137. seq_printf(p, "IPI (recv/sent): %10u/%u\n",
  138. atomic_read(&ipi_recv), atomic_read(&ipi_sent));
  139. #endif
  140. #endif /* CONFIG_PPC32 */
  141. seq_printf(p, "BAD: %10u\n", ppc_spurious_interrupts);
  142. }
  143. return 0;
  144. }
  145. #ifdef CONFIG_HOTPLUG_CPU
  146. void fixup_irqs(cpumask_t map)
  147. {
  148. unsigned int irq;
  149. static int warned;
  150. for_each_irq(irq) {
  151. cpumask_t mask;
  152. if (irq_desc[irq].status & IRQ_PER_CPU)
  153. continue;
  154. cpus_and(mask, irq_desc[irq].affinity, map);
  155. if (any_online_cpu(mask) == NR_CPUS) {
  156. printk("Breaking affinity for irq %i\n", irq);
  157. mask = map;
  158. }
  159. if (irq_desc[irq].chip->set_affinity)
  160. irq_desc[irq].chip->set_affinity(irq, mask);
  161. else if (irq_desc[irq].action && !(warned++))
  162. printk("Cannot set affinity for irq %i\n", irq);
  163. }
  164. local_irq_enable();
  165. mdelay(1);
  166. local_irq_disable();
  167. }
  168. #endif
  169. void do_IRQ(struct pt_regs *regs)
  170. {
  171. unsigned int irq;
  172. #ifdef CONFIG_IRQSTACKS
  173. struct thread_info *curtp, *irqtp;
  174. #endif
  175. irq_enter();
  176. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  177. /* Debugging check for stack overflow: is there less than 2KB free? */
  178. {
  179. long sp;
  180. sp = __get_SP() & (THREAD_SIZE-1);
  181. if (unlikely(sp < (sizeof(struct thread_info) + 2048))) {
  182. printk("do_IRQ: stack overflow: %ld\n",
  183. sp - sizeof(struct thread_info));
  184. dump_stack();
  185. }
  186. }
  187. #endif
  188. /*
  189. * Every platform is required to implement ppc_md.get_irq.
  190. * This function will either return an irq number or -1 to
  191. * indicate there are no more pending.
  192. * The value -2 is for buggy hardware and means that this IRQ
  193. * has already been handled. -- Tom
  194. */
  195. irq = ppc_md.get_irq(regs);
  196. if (irq != NO_IRQ && irq != NO_IRQ_IGNORE) {
  197. #ifdef CONFIG_IRQSTACKS
  198. /* Switch to the irq stack to handle this */
  199. curtp = current_thread_info();
  200. irqtp = hardirq_ctx[smp_processor_id()];
  201. if (curtp != irqtp) {
  202. struct irq_desc *desc = irq_desc + irq;
  203. void *handler = desc->handle_irq;
  204. if (handler == NULL)
  205. handler = &__do_IRQ;
  206. irqtp->task = curtp->task;
  207. irqtp->flags = 0;
  208. call_handle_irq(irq, desc, regs, irqtp, handler);
  209. irqtp->task = NULL;
  210. if (irqtp->flags)
  211. set_bits(irqtp->flags, &curtp->flags);
  212. } else
  213. #endif
  214. generic_handle_irq(irq, regs);
  215. } else if (irq != NO_IRQ_IGNORE)
  216. /* That's not SMP safe ... but who cares ? */
  217. ppc_spurious_interrupts++;
  218. irq_exit();
  219. #ifdef CONFIG_PPC_ISERIES
  220. if (get_lppaca()->int_dword.fields.decr_int) {
  221. get_lppaca()->int_dword.fields.decr_int = 0;
  222. /* Signal a fake decrementer interrupt */
  223. timer_interrupt(regs);
  224. }
  225. #endif
  226. }
  227. void __init init_IRQ(void)
  228. {
  229. ppc_md.init_IRQ();
  230. #ifdef CONFIG_PPC64
  231. irq_ctx_init();
  232. #endif
  233. }
  234. #ifdef CONFIG_IRQSTACKS
  235. struct thread_info *softirq_ctx[NR_CPUS] __read_mostly;
  236. struct thread_info *hardirq_ctx[NR_CPUS] __read_mostly;
  237. void irq_ctx_init(void)
  238. {
  239. struct thread_info *tp;
  240. int i;
  241. for_each_possible_cpu(i) {
  242. memset((void *)softirq_ctx[i], 0, THREAD_SIZE);
  243. tp = softirq_ctx[i];
  244. tp->cpu = i;
  245. tp->preempt_count = SOFTIRQ_OFFSET;
  246. memset((void *)hardirq_ctx[i], 0, THREAD_SIZE);
  247. tp = hardirq_ctx[i];
  248. tp->cpu = i;
  249. tp->preempt_count = HARDIRQ_OFFSET;
  250. }
  251. }
  252. static inline void do_softirq_onstack(void)
  253. {
  254. struct thread_info *curtp, *irqtp;
  255. curtp = current_thread_info();
  256. irqtp = softirq_ctx[smp_processor_id()];
  257. irqtp->task = curtp->task;
  258. call_do_softirq(irqtp);
  259. irqtp->task = NULL;
  260. }
  261. #else
  262. #define do_softirq_onstack() __do_softirq()
  263. #endif /* CONFIG_IRQSTACKS */
  264. void do_softirq(void)
  265. {
  266. unsigned long flags;
  267. if (in_interrupt())
  268. return;
  269. local_irq_save(flags);
  270. if (local_softirq_pending())
  271. do_softirq_onstack();
  272. local_irq_restore(flags);
  273. }
  274. EXPORT_SYMBOL(do_softirq);
  275. /*
  276. * IRQ controller and virtual interrupts
  277. */
  278. #ifdef CONFIG_PPC_MERGE
  279. static LIST_HEAD(irq_hosts);
  280. static spinlock_t irq_big_lock = SPIN_LOCK_UNLOCKED;
  281. struct irq_map_entry irq_map[NR_IRQS];
  282. static unsigned int irq_virq_count = NR_IRQS;
  283. static struct irq_host *irq_default_host;
  284. struct irq_host *irq_alloc_host(unsigned int revmap_type,
  285. unsigned int revmap_arg,
  286. struct irq_host_ops *ops,
  287. irq_hw_number_t inval_irq)
  288. {
  289. struct irq_host *host;
  290. unsigned int size = sizeof(struct irq_host);
  291. unsigned int i;
  292. unsigned int *rmap;
  293. unsigned long flags;
  294. /* Allocate structure and revmap table if using linear mapping */
  295. if (revmap_type == IRQ_HOST_MAP_LINEAR)
  296. size += revmap_arg * sizeof(unsigned int);
  297. if (mem_init_done)
  298. host = kzalloc(size, GFP_KERNEL);
  299. else {
  300. host = alloc_bootmem(size);
  301. if (host)
  302. memset(host, 0, size);
  303. }
  304. if (host == NULL)
  305. return NULL;
  306. /* Fill structure */
  307. host->revmap_type = revmap_type;
  308. host->inval_irq = inval_irq;
  309. host->ops = ops;
  310. spin_lock_irqsave(&irq_big_lock, flags);
  311. /* If it's a legacy controller, check for duplicates and
  312. * mark it as allocated (we use irq 0 host pointer for that
  313. */
  314. if (revmap_type == IRQ_HOST_MAP_LEGACY) {
  315. if (irq_map[0].host != NULL) {
  316. spin_unlock_irqrestore(&irq_big_lock, flags);
  317. /* If we are early boot, we can't free the structure,
  318. * too bad...
  319. * this will be fixed once slab is made available early
  320. * instead of the current cruft
  321. */
  322. if (mem_init_done)
  323. kfree(host);
  324. return NULL;
  325. }
  326. irq_map[0].host = host;
  327. }
  328. list_add(&host->link, &irq_hosts);
  329. spin_unlock_irqrestore(&irq_big_lock, flags);
  330. /* Additional setups per revmap type */
  331. switch(revmap_type) {
  332. case IRQ_HOST_MAP_LEGACY:
  333. /* 0 is always the invalid number for legacy */
  334. host->inval_irq = 0;
  335. /* setup us as the host for all legacy interrupts */
  336. for (i = 1; i < NUM_ISA_INTERRUPTS; i++) {
  337. irq_map[i].hwirq = 0;
  338. smp_wmb();
  339. irq_map[i].host = host;
  340. smp_wmb();
  341. /* Clear norequest flags */
  342. get_irq_desc(i)->status &= ~IRQ_NOREQUEST;
  343. /* Legacy flags are left to default at this point,
  344. * one can then use irq_create_mapping() to
  345. * explicitely change them
  346. */
  347. ops->map(host, i, i);
  348. }
  349. break;
  350. case IRQ_HOST_MAP_LINEAR:
  351. rmap = (unsigned int *)(host + 1);
  352. for (i = 0; i < revmap_arg; i++)
  353. rmap[i] = IRQ_NONE;
  354. host->revmap_data.linear.size = revmap_arg;
  355. smp_wmb();
  356. host->revmap_data.linear.revmap = rmap;
  357. break;
  358. default:
  359. break;
  360. }
  361. pr_debug("irq: Allocated host of type %d @0x%p\n", revmap_type, host);
  362. return host;
  363. }
  364. struct irq_host *irq_find_host(struct device_node *node)
  365. {
  366. struct irq_host *h, *found = NULL;
  367. unsigned long flags;
  368. /* We might want to match the legacy controller last since
  369. * it might potentially be set to match all interrupts in
  370. * the absence of a device node. This isn't a problem so far
  371. * yet though...
  372. */
  373. spin_lock_irqsave(&irq_big_lock, flags);
  374. list_for_each_entry(h, &irq_hosts, link)
  375. if (h->ops->match == NULL || h->ops->match(h, node)) {
  376. found = h;
  377. break;
  378. }
  379. spin_unlock_irqrestore(&irq_big_lock, flags);
  380. return found;
  381. }
  382. EXPORT_SYMBOL_GPL(irq_find_host);
  383. void irq_set_default_host(struct irq_host *host)
  384. {
  385. pr_debug("irq: Default host set to @0x%p\n", host);
  386. irq_default_host = host;
  387. }
  388. void irq_set_virq_count(unsigned int count)
  389. {
  390. pr_debug("irq: Trying to set virq count to %d\n", count);
  391. BUG_ON(count < NUM_ISA_INTERRUPTS);
  392. if (count < NR_IRQS)
  393. irq_virq_count = count;
  394. }
  395. unsigned int irq_create_mapping(struct irq_host *host,
  396. irq_hw_number_t hwirq)
  397. {
  398. unsigned int virq, hint;
  399. pr_debug("irq: irq_create_mapping(0x%p, 0x%lx)\n", host, hwirq);
  400. /* Look for default host if nececssary */
  401. if (host == NULL)
  402. host = irq_default_host;
  403. if (host == NULL) {
  404. printk(KERN_WARNING "irq_create_mapping called for"
  405. " NULL host, hwirq=%lx\n", hwirq);
  406. WARN_ON(1);
  407. return NO_IRQ;
  408. }
  409. pr_debug("irq: -> using host @%p\n", host);
  410. /* Check if mapping already exist, if it does, call
  411. * host->ops->map() to update the flags
  412. */
  413. virq = irq_find_mapping(host, hwirq);
  414. if (virq != IRQ_NONE) {
  415. pr_debug("irq: -> existing mapping on virq %d\n", virq);
  416. return virq;
  417. }
  418. /* Get a virtual interrupt number */
  419. if (host->revmap_type == IRQ_HOST_MAP_LEGACY) {
  420. /* Handle legacy */
  421. virq = (unsigned int)hwirq;
  422. if (virq == 0 || virq >= NUM_ISA_INTERRUPTS)
  423. return NO_IRQ;
  424. return virq;
  425. } else {
  426. /* Allocate a virtual interrupt number */
  427. hint = hwirq % irq_virq_count;
  428. virq = irq_alloc_virt(host, 1, hint);
  429. if (virq == NO_IRQ) {
  430. pr_debug("irq: -> virq allocation failed\n");
  431. return NO_IRQ;
  432. }
  433. }
  434. pr_debug("irq: -> obtained virq %d\n", virq);
  435. /* Clear IRQ_NOREQUEST flag */
  436. get_irq_desc(virq)->status &= ~IRQ_NOREQUEST;
  437. /* map it */
  438. smp_wmb();
  439. irq_map[virq].hwirq = hwirq;
  440. smp_mb();
  441. if (host->ops->map(host, virq, hwirq)) {
  442. pr_debug("irq: -> mapping failed, freeing\n");
  443. irq_free_virt(virq, 1);
  444. return NO_IRQ;
  445. }
  446. return virq;
  447. }
  448. EXPORT_SYMBOL_GPL(irq_create_mapping);
  449. extern unsigned int irq_create_of_mapping(struct device_node *controller,
  450. u32 *intspec, unsigned int intsize)
  451. {
  452. struct irq_host *host;
  453. irq_hw_number_t hwirq;
  454. unsigned int type = IRQ_TYPE_NONE;
  455. unsigned int virq;
  456. if (controller == NULL)
  457. host = irq_default_host;
  458. else
  459. host = irq_find_host(controller);
  460. if (host == NULL) {
  461. printk(KERN_WARNING "irq: no irq host found for %s !\n",
  462. controller->full_name);
  463. return NO_IRQ;
  464. }
  465. /* If host has no translation, then we assume interrupt line */
  466. if (host->ops->xlate == NULL)
  467. hwirq = intspec[0];
  468. else {
  469. if (host->ops->xlate(host, controller, intspec, intsize,
  470. &hwirq, &type))
  471. return NO_IRQ;
  472. }
  473. /* Create mapping */
  474. virq = irq_create_mapping(host, hwirq);
  475. if (virq == NO_IRQ)
  476. return virq;
  477. /* Set type if specified and different than the current one */
  478. if (type != IRQ_TYPE_NONE &&
  479. type != (get_irq_desc(virq)->status & IRQF_TRIGGER_MASK))
  480. set_irq_type(virq, type);
  481. return virq;
  482. }
  483. EXPORT_SYMBOL_GPL(irq_create_of_mapping);
  484. unsigned int irq_of_parse_and_map(struct device_node *dev, int index)
  485. {
  486. struct of_irq oirq;
  487. if (of_irq_map_one(dev, index, &oirq))
  488. return NO_IRQ;
  489. return irq_create_of_mapping(oirq.controller, oirq.specifier,
  490. oirq.size);
  491. }
  492. EXPORT_SYMBOL_GPL(irq_of_parse_and_map);
  493. void irq_dispose_mapping(unsigned int virq)
  494. {
  495. struct irq_host *host = irq_map[virq].host;
  496. irq_hw_number_t hwirq;
  497. unsigned long flags;
  498. WARN_ON (host == NULL);
  499. if (host == NULL)
  500. return;
  501. /* Never unmap legacy interrupts */
  502. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  503. return;
  504. /* remove chip and handler */
  505. set_irq_chip_and_handler(virq, NULL, NULL);
  506. /* Make sure it's completed */
  507. synchronize_irq(virq);
  508. /* Tell the PIC about it */
  509. if (host->ops->unmap)
  510. host->ops->unmap(host, virq);
  511. smp_mb();
  512. /* Clear reverse map */
  513. hwirq = irq_map[virq].hwirq;
  514. switch(host->revmap_type) {
  515. case IRQ_HOST_MAP_LINEAR:
  516. if (hwirq < host->revmap_data.linear.size)
  517. host->revmap_data.linear.revmap[hwirq] = IRQ_NONE;
  518. break;
  519. case IRQ_HOST_MAP_TREE:
  520. /* Check if radix tree allocated yet */
  521. if (host->revmap_data.tree.gfp_mask == 0)
  522. break;
  523. /* XXX radix tree not safe ! remove lock whem it becomes safe
  524. * and use some RCU sync to make sure everything is ok before we
  525. * can re-use that map entry
  526. */
  527. spin_lock_irqsave(&irq_big_lock, flags);
  528. radix_tree_delete(&host->revmap_data.tree, hwirq);
  529. spin_unlock_irqrestore(&irq_big_lock, flags);
  530. break;
  531. }
  532. /* Destroy map */
  533. smp_mb();
  534. irq_map[virq].hwirq = host->inval_irq;
  535. /* Set some flags */
  536. get_irq_desc(virq)->status |= IRQ_NOREQUEST;
  537. /* Free it */
  538. irq_free_virt(virq, 1);
  539. }
  540. EXPORT_SYMBOL_GPL(irq_dispose_mapping);
  541. unsigned int irq_find_mapping(struct irq_host *host,
  542. irq_hw_number_t hwirq)
  543. {
  544. unsigned int i;
  545. unsigned int hint = hwirq % irq_virq_count;
  546. /* Look for default host if nececssary */
  547. if (host == NULL)
  548. host = irq_default_host;
  549. if (host == NULL)
  550. return NO_IRQ;
  551. /* legacy -> bail early */
  552. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  553. return hwirq;
  554. /* Slow path does a linear search of the map */
  555. if (hint < NUM_ISA_INTERRUPTS)
  556. hint = NUM_ISA_INTERRUPTS;
  557. i = hint;
  558. do {
  559. if (irq_map[i].host == host &&
  560. irq_map[i].hwirq == hwirq)
  561. return i;
  562. i++;
  563. if (i >= irq_virq_count)
  564. i = NUM_ISA_INTERRUPTS;
  565. } while(i != hint);
  566. return NO_IRQ;
  567. }
  568. EXPORT_SYMBOL_GPL(irq_find_mapping);
  569. unsigned int irq_radix_revmap(struct irq_host *host,
  570. irq_hw_number_t hwirq)
  571. {
  572. struct radix_tree_root *tree;
  573. struct irq_map_entry *ptr;
  574. unsigned int virq;
  575. unsigned long flags;
  576. WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE);
  577. /* Check if the radix tree exist yet. We test the value of
  578. * the gfp_mask for that. Sneaky but saves another int in the
  579. * structure. If not, we fallback to slow mode
  580. */
  581. tree = &host->revmap_data.tree;
  582. if (tree->gfp_mask == 0)
  583. return irq_find_mapping(host, hwirq);
  584. /* XXX Current radix trees are NOT SMP safe !!! Remove that lock
  585. * when that is fixed (when Nick's patch gets in
  586. */
  587. spin_lock_irqsave(&irq_big_lock, flags);
  588. /* Now try to resolve */
  589. ptr = radix_tree_lookup(tree, hwirq);
  590. /* Found it, return */
  591. if (ptr) {
  592. virq = ptr - irq_map;
  593. goto bail;
  594. }
  595. /* If not there, try to insert it */
  596. virq = irq_find_mapping(host, hwirq);
  597. if (virq != NO_IRQ)
  598. radix_tree_insert(tree, virq, &irq_map[virq]);
  599. bail:
  600. spin_unlock_irqrestore(&irq_big_lock, flags);
  601. return virq;
  602. }
  603. unsigned int irq_linear_revmap(struct irq_host *host,
  604. irq_hw_number_t hwirq)
  605. {
  606. unsigned int *revmap;
  607. WARN_ON(host->revmap_type != IRQ_HOST_MAP_LINEAR);
  608. /* Check revmap bounds */
  609. if (unlikely(hwirq >= host->revmap_data.linear.size))
  610. return irq_find_mapping(host, hwirq);
  611. /* Check if revmap was allocated */
  612. revmap = host->revmap_data.linear.revmap;
  613. if (unlikely(revmap == NULL))
  614. return irq_find_mapping(host, hwirq);
  615. /* Fill up revmap with slow path if no mapping found */
  616. if (unlikely(revmap[hwirq] == NO_IRQ))
  617. revmap[hwirq] = irq_find_mapping(host, hwirq);
  618. return revmap[hwirq];
  619. }
  620. unsigned int irq_alloc_virt(struct irq_host *host,
  621. unsigned int count,
  622. unsigned int hint)
  623. {
  624. unsigned long flags;
  625. unsigned int i, j, found = NO_IRQ;
  626. unsigned int limit = irq_virq_count - count;
  627. if (count == 0 || count > (irq_virq_count - NUM_ISA_INTERRUPTS))
  628. return NO_IRQ;
  629. spin_lock_irqsave(&irq_big_lock, flags);
  630. /* Use hint for 1 interrupt if any */
  631. if (count == 1 && hint >= NUM_ISA_INTERRUPTS &&
  632. hint < irq_virq_count && irq_map[hint].host == NULL) {
  633. found = hint;
  634. goto hint_found;
  635. }
  636. /* Look for count consecutive numbers in the allocatable
  637. * (non-legacy) space
  638. */
  639. for (i = NUM_ISA_INTERRUPTS; i <= limit; ) {
  640. for (j = i; j < (i + count); j++)
  641. if (irq_map[j].host != NULL) {
  642. i = j + 1;
  643. continue;
  644. }
  645. found = i;
  646. break;
  647. }
  648. if (found == NO_IRQ) {
  649. spin_unlock_irqrestore(&irq_big_lock, flags);
  650. return NO_IRQ;
  651. }
  652. hint_found:
  653. for (i = found; i < (found + count); i++) {
  654. irq_map[i].hwirq = host->inval_irq;
  655. smp_wmb();
  656. irq_map[i].host = host;
  657. }
  658. spin_unlock_irqrestore(&irq_big_lock, flags);
  659. return found;
  660. }
  661. void irq_free_virt(unsigned int virq, unsigned int count)
  662. {
  663. unsigned long flags;
  664. unsigned int i;
  665. WARN_ON (virq < NUM_ISA_INTERRUPTS);
  666. WARN_ON (count == 0 || (virq + count) > irq_virq_count);
  667. spin_lock_irqsave(&irq_big_lock, flags);
  668. for (i = virq; i < (virq + count); i++) {
  669. struct irq_host *host;
  670. if (i < NUM_ISA_INTERRUPTS ||
  671. (virq + count) > irq_virq_count)
  672. continue;
  673. host = irq_map[i].host;
  674. irq_map[i].hwirq = host->inval_irq;
  675. smp_wmb();
  676. irq_map[i].host = NULL;
  677. }
  678. spin_unlock_irqrestore(&irq_big_lock, flags);
  679. }
  680. void irq_early_init(void)
  681. {
  682. unsigned int i;
  683. for (i = 0; i < NR_IRQS; i++)
  684. get_irq_desc(i)->status |= IRQ_NOREQUEST;
  685. }
  686. /* We need to create the radix trees late */
  687. static int irq_late_init(void)
  688. {
  689. struct irq_host *h;
  690. unsigned long flags;
  691. spin_lock_irqsave(&irq_big_lock, flags);
  692. list_for_each_entry(h, &irq_hosts, link) {
  693. if (h->revmap_type == IRQ_HOST_MAP_TREE)
  694. INIT_RADIX_TREE(&h->revmap_data.tree, GFP_ATOMIC);
  695. }
  696. spin_unlock_irqrestore(&irq_big_lock, flags);
  697. return 0;
  698. }
  699. arch_initcall(irq_late_init);
  700. #endif /* CONFIG_PPC_MERGE */
  701. #ifdef CONFIG_PCI_MSI
  702. int pci_enable_msi(struct pci_dev * pdev)
  703. {
  704. if (ppc_md.enable_msi)
  705. return ppc_md.enable_msi(pdev);
  706. else
  707. return -1;
  708. }
  709. EXPORT_SYMBOL(pci_enable_msi);
  710. void pci_disable_msi(struct pci_dev * pdev)
  711. {
  712. if (ppc_md.disable_msi)
  713. ppc_md.disable_msi(pdev);
  714. }
  715. EXPORT_SYMBOL(pci_disable_msi);
  716. void pci_scan_msi_device(struct pci_dev *dev) {}
  717. int pci_enable_msix(struct pci_dev* dev, struct msix_entry *entries, int nvec) {return -1;}
  718. void pci_disable_msix(struct pci_dev *dev) {}
  719. void msi_remove_pci_irq_vectors(struct pci_dev *dev) {}
  720. void disable_msi_mode(struct pci_dev *dev, int pos, int type) {}
  721. void pci_no_msi(void) {}
  722. EXPORT_SYMBOL(pci_enable_msix);
  723. EXPORT_SYMBOL(pci_disable_msix);
  724. #endif
  725. #ifdef CONFIG_PPC64
  726. static int __init setup_noirqdistrib(char *str)
  727. {
  728. distribute_irqs = 0;
  729. return 1;
  730. }
  731. __setup("noirqdistrib", setup_noirqdistrib);
  732. #endif /* CONFIG_PPC64 */