intel_lvds.c 32 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121
  1. /*
  2. * Copyright © 2006-2007 Intel Corporation
  3. * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  22. * DEALINGS IN THE SOFTWARE.
  23. *
  24. * Authors:
  25. * Eric Anholt <eric@anholt.net>
  26. * Dave Airlie <airlied@linux.ie>
  27. * Jesse Barnes <jesse.barnes@intel.com>
  28. */
  29. #include <acpi/button.h>
  30. #include <linux/dmi.h>
  31. #include <linux/i2c.h>
  32. #include <linux/slab.h>
  33. #include "drmP.h"
  34. #include "drm.h"
  35. #include "drm_crtc.h"
  36. #include "drm_edid.h"
  37. #include "intel_drv.h"
  38. #include "i915_drm.h"
  39. #include "i915_drv.h"
  40. #include <linux/acpi.h>
  41. /* Private structure for the integrated LVDS support */
  42. struct intel_lvds {
  43. struct intel_encoder base;
  44. struct edid *edid;
  45. int fitting_mode;
  46. u32 pfit_control;
  47. u32 pfit_pgm_ratios;
  48. bool pfit_dirty;
  49. struct drm_display_mode *fixed_mode;
  50. };
  51. static struct intel_lvds *to_intel_lvds(struct drm_encoder *encoder)
  52. {
  53. return container_of(encoder, struct intel_lvds, base.base);
  54. }
  55. static struct intel_lvds *intel_attached_lvds(struct drm_connector *connector)
  56. {
  57. return container_of(intel_attached_encoder(connector),
  58. struct intel_lvds, base);
  59. }
  60. /**
  61. * Sets the power state for the panel.
  62. */
  63. static void intel_lvds_enable(struct intel_lvds *intel_lvds)
  64. {
  65. struct drm_device *dev = intel_lvds->base.base.dev;
  66. struct intel_crtc *intel_crtc = to_intel_crtc(intel_lvds->base.base.crtc);
  67. struct drm_i915_private *dev_priv = dev->dev_private;
  68. u32 ctl_reg, lvds_reg, stat_reg;
  69. if (HAS_PCH_SPLIT(dev)) {
  70. ctl_reg = PCH_PP_CONTROL;
  71. lvds_reg = PCH_LVDS;
  72. stat_reg = PCH_PP_STATUS;
  73. } else {
  74. ctl_reg = PP_CONTROL;
  75. lvds_reg = LVDS;
  76. stat_reg = PP_STATUS;
  77. }
  78. I915_WRITE(lvds_reg, I915_READ(lvds_reg) | LVDS_PORT_EN);
  79. if (intel_lvds->pfit_dirty) {
  80. /*
  81. * Enable automatic panel scaling so that non-native modes
  82. * fill the screen. The panel fitter should only be
  83. * adjusted whilst the pipe is disabled, according to
  84. * register description and PRM.
  85. */
  86. DRM_DEBUG_KMS("applying panel-fitter: %x, %x\n",
  87. intel_lvds->pfit_control,
  88. intel_lvds->pfit_pgm_ratios);
  89. I915_WRITE(PFIT_PGM_RATIOS, intel_lvds->pfit_pgm_ratios);
  90. I915_WRITE(PFIT_CONTROL, intel_lvds->pfit_control);
  91. intel_lvds->pfit_dirty = false;
  92. }
  93. I915_WRITE(ctl_reg, I915_READ(ctl_reg) | POWER_TARGET_ON);
  94. POSTING_READ(lvds_reg);
  95. if (wait_for((I915_READ(stat_reg) & PP_ON) != 0, 1000))
  96. DRM_ERROR("timed out waiting for panel to power on\n");
  97. intel_panel_enable_backlight(dev, intel_crtc->pipe);
  98. }
  99. static void intel_lvds_disable(struct intel_lvds *intel_lvds)
  100. {
  101. struct drm_device *dev = intel_lvds->base.base.dev;
  102. struct drm_i915_private *dev_priv = dev->dev_private;
  103. u32 ctl_reg, lvds_reg, stat_reg;
  104. if (HAS_PCH_SPLIT(dev)) {
  105. ctl_reg = PCH_PP_CONTROL;
  106. lvds_reg = PCH_LVDS;
  107. stat_reg = PCH_PP_STATUS;
  108. } else {
  109. ctl_reg = PP_CONTROL;
  110. lvds_reg = LVDS;
  111. stat_reg = PP_STATUS;
  112. }
  113. intel_panel_disable_backlight(dev);
  114. I915_WRITE(ctl_reg, I915_READ(ctl_reg) & ~POWER_TARGET_ON);
  115. if (wait_for((I915_READ(stat_reg) & PP_ON) == 0, 1000))
  116. DRM_ERROR("timed out waiting for panel to power off\n");
  117. if (intel_lvds->pfit_control) {
  118. I915_WRITE(PFIT_CONTROL, 0);
  119. intel_lvds->pfit_dirty = true;
  120. }
  121. I915_WRITE(lvds_reg, I915_READ(lvds_reg) & ~LVDS_PORT_EN);
  122. POSTING_READ(lvds_reg);
  123. }
  124. static void intel_lvds_dpms(struct drm_encoder *encoder, int mode)
  125. {
  126. struct intel_lvds *intel_lvds = to_intel_lvds(encoder);
  127. if (mode == DRM_MODE_DPMS_ON)
  128. intel_lvds_enable(intel_lvds);
  129. else
  130. intel_lvds_disable(intel_lvds);
  131. /* XXX: We never power down the LVDS pairs. */
  132. }
  133. static int intel_lvds_mode_valid(struct drm_connector *connector,
  134. struct drm_display_mode *mode)
  135. {
  136. struct intel_lvds *intel_lvds = intel_attached_lvds(connector);
  137. struct drm_display_mode *fixed_mode = intel_lvds->fixed_mode;
  138. if (mode->hdisplay > fixed_mode->hdisplay)
  139. return MODE_PANEL;
  140. if (mode->vdisplay > fixed_mode->vdisplay)
  141. return MODE_PANEL;
  142. return MODE_OK;
  143. }
  144. static void
  145. centre_horizontally(struct drm_display_mode *mode,
  146. int width)
  147. {
  148. u32 border, sync_pos, blank_width, sync_width;
  149. /* keep the hsync and hblank widths constant */
  150. sync_width = mode->crtc_hsync_end - mode->crtc_hsync_start;
  151. blank_width = mode->crtc_hblank_end - mode->crtc_hblank_start;
  152. sync_pos = (blank_width - sync_width + 1) / 2;
  153. border = (mode->hdisplay - width + 1) / 2;
  154. border += border & 1; /* make the border even */
  155. mode->crtc_hdisplay = width;
  156. mode->crtc_hblank_start = width + border;
  157. mode->crtc_hblank_end = mode->crtc_hblank_start + blank_width;
  158. mode->crtc_hsync_start = mode->crtc_hblank_start + sync_pos;
  159. mode->crtc_hsync_end = mode->crtc_hsync_start + sync_width;
  160. mode->private_flags |= INTEL_MODE_CRTC_TIMINGS_SET;
  161. }
  162. static void
  163. centre_vertically(struct drm_display_mode *mode,
  164. int height)
  165. {
  166. u32 border, sync_pos, blank_width, sync_width;
  167. /* keep the vsync and vblank widths constant */
  168. sync_width = mode->crtc_vsync_end - mode->crtc_vsync_start;
  169. blank_width = mode->crtc_vblank_end - mode->crtc_vblank_start;
  170. sync_pos = (blank_width - sync_width + 1) / 2;
  171. border = (mode->vdisplay - height + 1) / 2;
  172. mode->crtc_vdisplay = height;
  173. mode->crtc_vblank_start = height + border;
  174. mode->crtc_vblank_end = mode->crtc_vblank_start + blank_width;
  175. mode->crtc_vsync_start = mode->crtc_vblank_start + sync_pos;
  176. mode->crtc_vsync_end = mode->crtc_vsync_start + sync_width;
  177. mode->private_flags |= INTEL_MODE_CRTC_TIMINGS_SET;
  178. }
  179. static inline u32 panel_fitter_scaling(u32 source, u32 target)
  180. {
  181. /*
  182. * Floating point operation is not supported. So the FACTOR
  183. * is defined, which can avoid the floating point computation
  184. * when calculating the panel ratio.
  185. */
  186. #define ACCURACY 12
  187. #define FACTOR (1 << ACCURACY)
  188. u32 ratio = source * FACTOR / target;
  189. return (FACTOR * ratio + FACTOR/2) / FACTOR;
  190. }
  191. static bool intel_lvds_mode_fixup(struct drm_encoder *encoder,
  192. const struct drm_display_mode *mode,
  193. struct drm_display_mode *adjusted_mode)
  194. {
  195. struct drm_device *dev = encoder->dev;
  196. struct drm_i915_private *dev_priv = dev->dev_private;
  197. struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
  198. struct intel_lvds *intel_lvds = to_intel_lvds(encoder);
  199. struct intel_encoder *tmp_encoder;
  200. u32 pfit_control = 0, pfit_pgm_ratios = 0, border = 0;
  201. int pipe;
  202. /* Should never happen!! */
  203. if (INTEL_INFO(dev)->gen < 4 && intel_crtc->pipe == 0) {
  204. DRM_ERROR("Can't support LVDS on pipe A\n");
  205. return false;
  206. }
  207. /* Should never happen!! */
  208. for_each_encoder_on_crtc(dev, encoder->crtc, tmp_encoder) {
  209. if (&tmp_encoder->base != encoder) {
  210. DRM_ERROR("Can't enable LVDS and another "
  211. "encoder on the same pipe\n");
  212. return false;
  213. }
  214. }
  215. /*
  216. * We have timings from the BIOS for the panel, put them in
  217. * to the adjusted mode. The CRTC will be set up for this mode,
  218. * with the panel scaling set up to source from the H/VDisplay
  219. * of the original mode.
  220. */
  221. intel_fixed_panel_mode(intel_lvds->fixed_mode, adjusted_mode);
  222. if (HAS_PCH_SPLIT(dev)) {
  223. intel_pch_panel_fitting(dev, intel_lvds->fitting_mode,
  224. mode, adjusted_mode);
  225. return true;
  226. }
  227. /* Native modes don't need fitting */
  228. if (adjusted_mode->hdisplay == mode->hdisplay &&
  229. adjusted_mode->vdisplay == mode->vdisplay)
  230. goto out;
  231. /* 965+ wants fuzzy fitting */
  232. if (INTEL_INFO(dev)->gen >= 4)
  233. pfit_control |= ((intel_crtc->pipe << PFIT_PIPE_SHIFT) |
  234. PFIT_FILTER_FUZZY);
  235. /*
  236. * Enable automatic panel scaling for non-native modes so that they fill
  237. * the screen. Should be enabled before the pipe is enabled, according
  238. * to register description and PRM.
  239. * Change the value here to see the borders for debugging
  240. */
  241. for_each_pipe(pipe)
  242. I915_WRITE(BCLRPAT(pipe), 0);
  243. drm_mode_set_crtcinfo(adjusted_mode, 0);
  244. switch (intel_lvds->fitting_mode) {
  245. case DRM_MODE_SCALE_CENTER:
  246. /*
  247. * For centered modes, we have to calculate border widths &
  248. * heights and modify the values programmed into the CRTC.
  249. */
  250. centre_horizontally(adjusted_mode, mode->hdisplay);
  251. centre_vertically(adjusted_mode, mode->vdisplay);
  252. border = LVDS_BORDER_ENABLE;
  253. break;
  254. case DRM_MODE_SCALE_ASPECT:
  255. /* Scale but preserve the aspect ratio */
  256. if (INTEL_INFO(dev)->gen >= 4) {
  257. u32 scaled_width = adjusted_mode->hdisplay * mode->vdisplay;
  258. u32 scaled_height = mode->hdisplay * adjusted_mode->vdisplay;
  259. /* 965+ is easy, it does everything in hw */
  260. if (scaled_width > scaled_height)
  261. pfit_control |= PFIT_ENABLE | PFIT_SCALING_PILLAR;
  262. else if (scaled_width < scaled_height)
  263. pfit_control |= PFIT_ENABLE | PFIT_SCALING_LETTER;
  264. else if (adjusted_mode->hdisplay != mode->hdisplay)
  265. pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO;
  266. } else {
  267. u32 scaled_width = adjusted_mode->hdisplay * mode->vdisplay;
  268. u32 scaled_height = mode->hdisplay * adjusted_mode->vdisplay;
  269. /*
  270. * For earlier chips we have to calculate the scaling
  271. * ratio by hand and program it into the
  272. * PFIT_PGM_RATIO register
  273. */
  274. if (scaled_width > scaled_height) { /* pillar */
  275. centre_horizontally(adjusted_mode, scaled_height / mode->vdisplay);
  276. border = LVDS_BORDER_ENABLE;
  277. if (mode->vdisplay != adjusted_mode->vdisplay) {
  278. u32 bits = panel_fitter_scaling(mode->vdisplay, adjusted_mode->vdisplay);
  279. pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
  280. bits << PFIT_VERT_SCALE_SHIFT);
  281. pfit_control |= (PFIT_ENABLE |
  282. VERT_INTERP_BILINEAR |
  283. HORIZ_INTERP_BILINEAR);
  284. }
  285. } else if (scaled_width < scaled_height) { /* letter */
  286. centre_vertically(adjusted_mode, scaled_width / mode->hdisplay);
  287. border = LVDS_BORDER_ENABLE;
  288. if (mode->hdisplay != adjusted_mode->hdisplay) {
  289. u32 bits = panel_fitter_scaling(mode->hdisplay, adjusted_mode->hdisplay);
  290. pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
  291. bits << PFIT_VERT_SCALE_SHIFT);
  292. pfit_control |= (PFIT_ENABLE |
  293. VERT_INTERP_BILINEAR |
  294. HORIZ_INTERP_BILINEAR);
  295. }
  296. } else
  297. /* Aspects match, Let hw scale both directions */
  298. pfit_control |= (PFIT_ENABLE |
  299. VERT_AUTO_SCALE | HORIZ_AUTO_SCALE |
  300. VERT_INTERP_BILINEAR |
  301. HORIZ_INTERP_BILINEAR);
  302. }
  303. break;
  304. case DRM_MODE_SCALE_FULLSCREEN:
  305. /*
  306. * Full scaling, even if it changes the aspect ratio.
  307. * Fortunately this is all done for us in hw.
  308. */
  309. if (mode->vdisplay != adjusted_mode->vdisplay ||
  310. mode->hdisplay != adjusted_mode->hdisplay) {
  311. pfit_control |= PFIT_ENABLE;
  312. if (INTEL_INFO(dev)->gen >= 4)
  313. pfit_control |= PFIT_SCALING_AUTO;
  314. else
  315. pfit_control |= (VERT_AUTO_SCALE |
  316. VERT_INTERP_BILINEAR |
  317. HORIZ_AUTO_SCALE |
  318. HORIZ_INTERP_BILINEAR);
  319. }
  320. break;
  321. default:
  322. break;
  323. }
  324. out:
  325. /* If not enabling scaling, be consistent and always use 0. */
  326. if ((pfit_control & PFIT_ENABLE) == 0) {
  327. pfit_control = 0;
  328. pfit_pgm_ratios = 0;
  329. }
  330. /* Make sure pre-965 set dither correctly */
  331. if (INTEL_INFO(dev)->gen < 4 && dev_priv->lvds_dither)
  332. pfit_control |= PANEL_8TO6_DITHER_ENABLE;
  333. if (pfit_control != intel_lvds->pfit_control ||
  334. pfit_pgm_ratios != intel_lvds->pfit_pgm_ratios) {
  335. intel_lvds->pfit_control = pfit_control;
  336. intel_lvds->pfit_pgm_ratios = pfit_pgm_ratios;
  337. intel_lvds->pfit_dirty = true;
  338. }
  339. dev_priv->lvds_border_bits = border;
  340. /*
  341. * XXX: It would be nice to support lower refresh rates on the
  342. * panels to reduce power consumption, and perhaps match the
  343. * user's requested refresh rate.
  344. */
  345. return true;
  346. }
  347. static void intel_lvds_prepare(struct drm_encoder *encoder)
  348. {
  349. struct intel_lvds *intel_lvds = to_intel_lvds(encoder);
  350. intel_lvds_disable(intel_lvds);
  351. }
  352. static void intel_lvds_commit(struct drm_encoder *encoder)
  353. {
  354. struct intel_lvds *intel_lvds = to_intel_lvds(encoder);
  355. /* Always do a full power on as we do not know what state
  356. * we were left in.
  357. */
  358. intel_lvds_enable(intel_lvds);
  359. }
  360. static void intel_lvds_mode_set(struct drm_encoder *encoder,
  361. struct drm_display_mode *mode,
  362. struct drm_display_mode *adjusted_mode)
  363. {
  364. /*
  365. * The LVDS pin pair will already have been turned on in the
  366. * intel_crtc_mode_set since it has a large impact on the DPLL
  367. * settings.
  368. */
  369. }
  370. /**
  371. * Detect the LVDS connection.
  372. *
  373. * Since LVDS doesn't have hotlug, we use the lid as a proxy. Open means
  374. * connected and closed means disconnected. We also send hotplug events as
  375. * needed, using lid status notification from the input layer.
  376. */
  377. static enum drm_connector_status
  378. intel_lvds_detect(struct drm_connector *connector, bool force)
  379. {
  380. struct drm_device *dev = connector->dev;
  381. enum drm_connector_status status;
  382. status = intel_panel_detect(dev);
  383. if (status != connector_status_unknown)
  384. return status;
  385. return connector_status_connected;
  386. }
  387. /**
  388. * Return the list of DDC modes if available, or the BIOS fixed mode otherwise.
  389. */
  390. static int intel_lvds_get_modes(struct drm_connector *connector)
  391. {
  392. struct intel_lvds *intel_lvds = intel_attached_lvds(connector);
  393. struct drm_device *dev = connector->dev;
  394. struct drm_display_mode *mode;
  395. if (intel_lvds->edid)
  396. return drm_add_edid_modes(connector, intel_lvds->edid);
  397. mode = drm_mode_duplicate(dev, intel_lvds->fixed_mode);
  398. if (mode == NULL)
  399. return 0;
  400. drm_mode_probed_add(connector, mode);
  401. return 1;
  402. }
  403. static int intel_no_modeset_on_lid_dmi_callback(const struct dmi_system_id *id)
  404. {
  405. DRM_INFO("Skipping forced modeset for %s\n", id->ident);
  406. return 1;
  407. }
  408. /* The GPU hangs up on these systems if modeset is performed on LID open */
  409. static const struct dmi_system_id intel_no_modeset_on_lid[] = {
  410. {
  411. .callback = intel_no_modeset_on_lid_dmi_callback,
  412. .ident = "Toshiba Tecra A11",
  413. .matches = {
  414. DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
  415. DMI_MATCH(DMI_PRODUCT_NAME, "TECRA A11"),
  416. },
  417. },
  418. { } /* terminating entry */
  419. };
  420. /*
  421. * Lid events. Note the use of 'modeset_on_lid':
  422. * - we set it on lid close, and reset it on open
  423. * - we use it as a "only once" bit (ie we ignore
  424. * duplicate events where it was already properly
  425. * set/reset)
  426. * - the suspend/resume paths will also set it to
  427. * zero, since they restore the mode ("lid open").
  428. */
  429. static int intel_lid_notify(struct notifier_block *nb, unsigned long val,
  430. void *unused)
  431. {
  432. struct drm_i915_private *dev_priv =
  433. container_of(nb, struct drm_i915_private, lid_notifier);
  434. struct drm_device *dev = dev_priv->dev;
  435. struct drm_connector *connector = dev_priv->int_lvds_connector;
  436. if (dev->switch_power_state != DRM_SWITCH_POWER_ON)
  437. return NOTIFY_OK;
  438. /*
  439. * check and update the status of LVDS connector after receiving
  440. * the LID nofication event.
  441. */
  442. if (connector)
  443. connector->status = connector->funcs->detect(connector,
  444. false);
  445. /* Don't force modeset on machines where it causes a GPU lockup */
  446. if (dmi_check_system(intel_no_modeset_on_lid))
  447. return NOTIFY_OK;
  448. if (!acpi_lid_open()) {
  449. dev_priv->modeset_on_lid = 1;
  450. return NOTIFY_OK;
  451. }
  452. if (!dev_priv->modeset_on_lid)
  453. return NOTIFY_OK;
  454. dev_priv->modeset_on_lid = 0;
  455. mutex_lock(&dev->mode_config.mutex);
  456. drm_helper_resume_force_mode(dev);
  457. mutex_unlock(&dev->mode_config.mutex);
  458. return NOTIFY_OK;
  459. }
  460. /**
  461. * intel_lvds_destroy - unregister and free LVDS structures
  462. * @connector: connector to free
  463. *
  464. * Unregister the DDC bus for this connector then free the driver private
  465. * structure.
  466. */
  467. static void intel_lvds_destroy(struct drm_connector *connector)
  468. {
  469. struct drm_device *dev = connector->dev;
  470. struct drm_i915_private *dev_priv = dev->dev_private;
  471. intel_panel_destroy_backlight(dev);
  472. if (dev_priv->lid_notifier.notifier_call)
  473. acpi_lid_notifier_unregister(&dev_priv->lid_notifier);
  474. drm_sysfs_connector_remove(connector);
  475. drm_connector_cleanup(connector);
  476. kfree(connector);
  477. }
  478. static int intel_lvds_set_property(struct drm_connector *connector,
  479. struct drm_property *property,
  480. uint64_t value)
  481. {
  482. struct intel_lvds *intel_lvds = intel_attached_lvds(connector);
  483. struct drm_device *dev = connector->dev;
  484. if (property == dev->mode_config.scaling_mode_property) {
  485. struct drm_crtc *crtc = intel_lvds->base.base.crtc;
  486. if (value == DRM_MODE_SCALE_NONE) {
  487. DRM_DEBUG_KMS("no scaling not supported\n");
  488. return -EINVAL;
  489. }
  490. if (intel_lvds->fitting_mode == value) {
  491. /* the LVDS scaling property is not changed */
  492. return 0;
  493. }
  494. intel_lvds->fitting_mode = value;
  495. if (crtc && crtc->enabled) {
  496. /*
  497. * If the CRTC is enabled, the display will be changed
  498. * according to the new panel fitting mode.
  499. */
  500. drm_crtc_helper_set_mode(crtc, &crtc->mode,
  501. crtc->x, crtc->y, crtc->fb);
  502. }
  503. }
  504. return 0;
  505. }
  506. static const struct drm_encoder_helper_funcs intel_lvds_helper_funcs = {
  507. .dpms = intel_lvds_dpms,
  508. .mode_fixup = intel_lvds_mode_fixup,
  509. .prepare = intel_lvds_prepare,
  510. .mode_set = intel_lvds_mode_set,
  511. .commit = intel_lvds_commit,
  512. };
  513. static const struct drm_connector_helper_funcs intel_lvds_connector_helper_funcs = {
  514. .get_modes = intel_lvds_get_modes,
  515. .mode_valid = intel_lvds_mode_valid,
  516. .best_encoder = intel_best_encoder,
  517. };
  518. static const struct drm_connector_funcs intel_lvds_connector_funcs = {
  519. .dpms = drm_helper_connector_dpms,
  520. .detect = intel_lvds_detect,
  521. .fill_modes = drm_helper_probe_single_connector_modes,
  522. .set_property = intel_lvds_set_property,
  523. .destroy = intel_lvds_destroy,
  524. };
  525. static const struct drm_encoder_funcs intel_lvds_enc_funcs = {
  526. .destroy = intel_encoder_destroy,
  527. };
  528. static int __init intel_no_lvds_dmi_callback(const struct dmi_system_id *id)
  529. {
  530. DRM_INFO("Skipping LVDS initialization for %s\n", id->ident);
  531. return 1;
  532. }
  533. /* These systems claim to have LVDS, but really don't */
  534. static const struct dmi_system_id intel_no_lvds[] = {
  535. {
  536. .callback = intel_no_lvds_dmi_callback,
  537. .ident = "Apple Mac Mini (Core series)",
  538. .matches = {
  539. DMI_MATCH(DMI_SYS_VENDOR, "Apple"),
  540. DMI_MATCH(DMI_PRODUCT_NAME, "Macmini1,1"),
  541. },
  542. },
  543. {
  544. .callback = intel_no_lvds_dmi_callback,
  545. .ident = "Apple Mac Mini (Core 2 series)",
  546. .matches = {
  547. DMI_MATCH(DMI_SYS_VENDOR, "Apple"),
  548. DMI_MATCH(DMI_PRODUCT_NAME, "Macmini2,1"),
  549. },
  550. },
  551. {
  552. .callback = intel_no_lvds_dmi_callback,
  553. .ident = "MSI IM-945GSE-A",
  554. .matches = {
  555. DMI_MATCH(DMI_SYS_VENDOR, "MSI"),
  556. DMI_MATCH(DMI_PRODUCT_NAME, "A9830IMS"),
  557. },
  558. },
  559. {
  560. .callback = intel_no_lvds_dmi_callback,
  561. .ident = "Dell Studio Hybrid",
  562. .matches = {
  563. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  564. DMI_MATCH(DMI_PRODUCT_NAME, "Studio Hybrid 140g"),
  565. },
  566. },
  567. {
  568. .callback = intel_no_lvds_dmi_callback,
  569. .ident = "Dell OptiPlex FX170",
  570. .matches = {
  571. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  572. DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex FX170"),
  573. },
  574. },
  575. {
  576. .callback = intel_no_lvds_dmi_callback,
  577. .ident = "AOpen Mini PC",
  578. .matches = {
  579. DMI_MATCH(DMI_SYS_VENDOR, "AOpen"),
  580. DMI_MATCH(DMI_PRODUCT_NAME, "i965GMx-IF"),
  581. },
  582. },
  583. {
  584. .callback = intel_no_lvds_dmi_callback,
  585. .ident = "AOpen Mini PC MP915",
  586. .matches = {
  587. DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
  588. DMI_MATCH(DMI_BOARD_NAME, "i915GMx-F"),
  589. },
  590. },
  591. {
  592. .callback = intel_no_lvds_dmi_callback,
  593. .ident = "AOpen i915GMm-HFS",
  594. .matches = {
  595. DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
  596. DMI_MATCH(DMI_BOARD_NAME, "i915GMm-HFS"),
  597. },
  598. },
  599. {
  600. .callback = intel_no_lvds_dmi_callback,
  601. .ident = "AOpen i45GMx-I",
  602. .matches = {
  603. DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
  604. DMI_MATCH(DMI_BOARD_NAME, "i45GMx-I"),
  605. },
  606. },
  607. {
  608. .callback = intel_no_lvds_dmi_callback,
  609. .ident = "Aopen i945GTt-VFA",
  610. .matches = {
  611. DMI_MATCH(DMI_PRODUCT_VERSION, "AO00001JW"),
  612. },
  613. },
  614. {
  615. .callback = intel_no_lvds_dmi_callback,
  616. .ident = "Clientron U800",
  617. .matches = {
  618. DMI_MATCH(DMI_SYS_VENDOR, "Clientron"),
  619. DMI_MATCH(DMI_PRODUCT_NAME, "U800"),
  620. },
  621. },
  622. {
  623. .callback = intel_no_lvds_dmi_callback,
  624. .ident = "Clientron E830",
  625. .matches = {
  626. DMI_MATCH(DMI_SYS_VENDOR, "Clientron"),
  627. DMI_MATCH(DMI_PRODUCT_NAME, "E830"),
  628. },
  629. },
  630. {
  631. .callback = intel_no_lvds_dmi_callback,
  632. .ident = "Asus EeeBox PC EB1007",
  633. .matches = {
  634. DMI_MATCH(DMI_SYS_VENDOR, "ASUSTeK Computer INC."),
  635. DMI_MATCH(DMI_PRODUCT_NAME, "EB1007"),
  636. },
  637. },
  638. {
  639. .callback = intel_no_lvds_dmi_callback,
  640. .ident = "Asus AT5NM10T-I",
  641. .matches = {
  642. DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."),
  643. DMI_MATCH(DMI_BOARD_NAME, "AT5NM10T-I"),
  644. },
  645. },
  646. {
  647. .callback = intel_no_lvds_dmi_callback,
  648. .ident = "Hewlett-Packard HP t5740e Thin Client",
  649. .matches = {
  650. DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
  651. DMI_MATCH(DMI_PRODUCT_NAME, "HP t5740e Thin Client"),
  652. },
  653. },
  654. {
  655. .callback = intel_no_lvds_dmi_callback,
  656. .ident = "Hewlett-Packard t5745",
  657. .matches = {
  658. DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
  659. DMI_MATCH(DMI_PRODUCT_NAME, "hp t5745"),
  660. },
  661. },
  662. {
  663. .callback = intel_no_lvds_dmi_callback,
  664. .ident = "Hewlett-Packard st5747",
  665. .matches = {
  666. DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
  667. DMI_MATCH(DMI_PRODUCT_NAME, "hp st5747"),
  668. },
  669. },
  670. {
  671. .callback = intel_no_lvds_dmi_callback,
  672. .ident = "MSI Wind Box DC500",
  673. .matches = {
  674. DMI_MATCH(DMI_BOARD_VENDOR, "MICRO-STAR INTERNATIONAL CO., LTD"),
  675. DMI_MATCH(DMI_BOARD_NAME, "MS-7469"),
  676. },
  677. },
  678. {
  679. .callback = intel_no_lvds_dmi_callback,
  680. .ident = "ZOTAC ZBOXSD-ID12/ID13",
  681. .matches = {
  682. DMI_MATCH(DMI_BOARD_VENDOR, "ZOTAC"),
  683. DMI_MATCH(DMI_BOARD_NAME, "ZBOXSD-ID12/ID13"),
  684. },
  685. },
  686. {
  687. .callback = intel_no_lvds_dmi_callback,
  688. .ident = "Gigabyte GA-D525TUD",
  689. .matches = {
  690. DMI_MATCH(DMI_BOARD_VENDOR, "Gigabyte Technology Co., Ltd."),
  691. DMI_MATCH(DMI_BOARD_NAME, "D525TUD"),
  692. },
  693. },
  694. { } /* terminating entry */
  695. };
  696. /**
  697. * intel_find_lvds_downclock - find the reduced downclock for LVDS in EDID
  698. * @dev: drm device
  699. * @connector: LVDS connector
  700. *
  701. * Find the reduced downclock for LVDS in EDID.
  702. */
  703. static void intel_find_lvds_downclock(struct drm_device *dev,
  704. struct drm_display_mode *fixed_mode,
  705. struct drm_connector *connector)
  706. {
  707. struct drm_i915_private *dev_priv = dev->dev_private;
  708. struct drm_display_mode *scan;
  709. int temp_downclock;
  710. temp_downclock = fixed_mode->clock;
  711. list_for_each_entry(scan, &connector->probed_modes, head) {
  712. /*
  713. * If one mode has the same resolution with the fixed_panel
  714. * mode while they have the different refresh rate, it means
  715. * that the reduced downclock is found for the LVDS. In such
  716. * case we can set the different FPx0/1 to dynamically select
  717. * between low and high frequency.
  718. */
  719. if (scan->hdisplay == fixed_mode->hdisplay &&
  720. scan->hsync_start == fixed_mode->hsync_start &&
  721. scan->hsync_end == fixed_mode->hsync_end &&
  722. scan->htotal == fixed_mode->htotal &&
  723. scan->vdisplay == fixed_mode->vdisplay &&
  724. scan->vsync_start == fixed_mode->vsync_start &&
  725. scan->vsync_end == fixed_mode->vsync_end &&
  726. scan->vtotal == fixed_mode->vtotal) {
  727. if (scan->clock < temp_downclock) {
  728. /*
  729. * The downclock is already found. But we
  730. * expect to find the lower downclock.
  731. */
  732. temp_downclock = scan->clock;
  733. }
  734. }
  735. }
  736. if (temp_downclock < fixed_mode->clock && i915_lvds_downclock) {
  737. /* We found the downclock for LVDS. */
  738. dev_priv->lvds_downclock_avail = 1;
  739. dev_priv->lvds_downclock = temp_downclock;
  740. DRM_DEBUG_KMS("LVDS downclock is found in EDID. "
  741. "Normal clock %dKhz, downclock %dKhz\n",
  742. fixed_mode->clock, temp_downclock);
  743. }
  744. }
  745. /*
  746. * Enumerate the child dev array parsed from VBT to check whether
  747. * the LVDS is present.
  748. * If it is present, return 1.
  749. * If it is not present, return false.
  750. * If no child dev is parsed from VBT, it assumes that the LVDS is present.
  751. */
  752. static bool lvds_is_present_in_vbt(struct drm_device *dev,
  753. u8 *i2c_pin)
  754. {
  755. struct drm_i915_private *dev_priv = dev->dev_private;
  756. int i;
  757. if (!dev_priv->child_dev_num)
  758. return true;
  759. for (i = 0; i < dev_priv->child_dev_num; i++) {
  760. struct child_device_config *child = dev_priv->child_dev + i;
  761. /* If the device type is not LFP, continue.
  762. * We have to check both the new identifiers as well as the
  763. * old for compatibility with some BIOSes.
  764. */
  765. if (child->device_type != DEVICE_TYPE_INT_LFP &&
  766. child->device_type != DEVICE_TYPE_LFP)
  767. continue;
  768. if (intel_gmbus_is_port_valid(child->i2c_pin))
  769. *i2c_pin = child->i2c_pin;
  770. /* However, we cannot trust the BIOS writers to populate
  771. * the VBT correctly. Since LVDS requires additional
  772. * information from AIM blocks, a non-zero addin offset is
  773. * a good indicator that the LVDS is actually present.
  774. */
  775. if (child->addin_offset)
  776. return true;
  777. /* But even then some BIOS writers perform some black magic
  778. * and instantiate the device without reference to any
  779. * additional data. Trust that if the VBT was written into
  780. * the OpRegion then they have validated the LVDS's existence.
  781. */
  782. if (dev_priv->opregion.vbt)
  783. return true;
  784. }
  785. return false;
  786. }
  787. static bool intel_lvds_supported(struct drm_device *dev)
  788. {
  789. /* With the introduction of the PCH we gained a dedicated
  790. * LVDS presence pin, use it. */
  791. if (HAS_PCH_SPLIT(dev))
  792. return true;
  793. /* Otherwise LVDS was only attached to mobile products,
  794. * except for the inglorious 830gm */
  795. return IS_MOBILE(dev) && !IS_I830(dev);
  796. }
  797. /**
  798. * intel_lvds_init - setup LVDS connectors on this device
  799. * @dev: drm device
  800. *
  801. * Create the connector, register the LVDS DDC bus, and try to figure out what
  802. * modes we can display on the LVDS panel (if present).
  803. */
  804. bool intel_lvds_init(struct drm_device *dev)
  805. {
  806. struct drm_i915_private *dev_priv = dev->dev_private;
  807. struct intel_lvds *intel_lvds;
  808. struct intel_encoder *intel_encoder;
  809. struct intel_connector *intel_connector;
  810. struct drm_connector *connector;
  811. struct drm_encoder *encoder;
  812. struct drm_display_mode *scan; /* *modes, *bios_mode; */
  813. struct drm_crtc *crtc;
  814. u32 lvds;
  815. int pipe;
  816. u8 pin;
  817. if (!intel_lvds_supported(dev))
  818. return false;
  819. /* Skip init on machines we know falsely report LVDS */
  820. if (dmi_check_system(intel_no_lvds))
  821. return false;
  822. pin = GMBUS_PORT_PANEL;
  823. if (!lvds_is_present_in_vbt(dev, &pin)) {
  824. DRM_DEBUG_KMS("LVDS is not present in VBT\n");
  825. return false;
  826. }
  827. if (HAS_PCH_SPLIT(dev)) {
  828. if ((I915_READ(PCH_LVDS) & LVDS_DETECTED) == 0)
  829. return false;
  830. if (dev_priv->edp.support) {
  831. DRM_DEBUG_KMS("disable LVDS for eDP support\n");
  832. return false;
  833. }
  834. }
  835. intel_lvds = kzalloc(sizeof(struct intel_lvds), GFP_KERNEL);
  836. if (!intel_lvds) {
  837. return false;
  838. }
  839. intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
  840. if (!intel_connector) {
  841. kfree(intel_lvds);
  842. return false;
  843. }
  844. if (!HAS_PCH_SPLIT(dev)) {
  845. intel_lvds->pfit_control = I915_READ(PFIT_CONTROL);
  846. }
  847. intel_encoder = &intel_lvds->base;
  848. encoder = &intel_encoder->base;
  849. connector = &intel_connector->base;
  850. drm_connector_init(dev, &intel_connector->base, &intel_lvds_connector_funcs,
  851. DRM_MODE_CONNECTOR_LVDS);
  852. drm_encoder_init(dev, &intel_encoder->base, &intel_lvds_enc_funcs,
  853. DRM_MODE_ENCODER_LVDS);
  854. intel_connector_attach_encoder(intel_connector, intel_encoder);
  855. intel_encoder->type = INTEL_OUTPUT_LVDS;
  856. intel_encoder->clone_mask = (1 << INTEL_LVDS_CLONE_BIT);
  857. if (HAS_PCH_SPLIT(dev))
  858. intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
  859. else if (IS_GEN4(dev))
  860. intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
  861. else
  862. intel_encoder->crtc_mask = (1 << 1);
  863. drm_encoder_helper_add(encoder, &intel_lvds_helper_funcs);
  864. drm_connector_helper_add(connector, &intel_lvds_connector_helper_funcs);
  865. connector->display_info.subpixel_order = SubPixelHorizontalRGB;
  866. connector->interlace_allowed = false;
  867. connector->doublescan_allowed = false;
  868. /* create the scaling mode property */
  869. drm_mode_create_scaling_mode_property(dev);
  870. /*
  871. * the initial panel fitting mode will be FULL_SCREEN.
  872. */
  873. drm_connector_attach_property(&intel_connector->base,
  874. dev->mode_config.scaling_mode_property,
  875. DRM_MODE_SCALE_ASPECT);
  876. intel_lvds->fitting_mode = DRM_MODE_SCALE_ASPECT;
  877. /*
  878. * LVDS discovery:
  879. * 1) check for EDID on DDC
  880. * 2) check for VBT data
  881. * 3) check to see if LVDS is already on
  882. * if none of the above, no panel
  883. * 4) make sure lid is open
  884. * if closed, act like it's not there for now
  885. */
  886. /*
  887. * Attempt to get the fixed panel mode from DDC. Assume that the
  888. * preferred mode is the right one.
  889. */
  890. intel_lvds->edid = drm_get_edid(connector,
  891. intel_gmbus_get_adapter(dev_priv,
  892. pin));
  893. if (intel_lvds->edid) {
  894. if (drm_add_edid_modes(connector,
  895. intel_lvds->edid)) {
  896. drm_mode_connector_update_edid_property(connector,
  897. intel_lvds->edid);
  898. } else {
  899. kfree(intel_lvds->edid);
  900. intel_lvds->edid = NULL;
  901. }
  902. }
  903. if (!intel_lvds->edid) {
  904. /* Didn't get an EDID, so
  905. * Set wide sync ranges so we get all modes
  906. * handed to valid_mode for checking
  907. */
  908. connector->display_info.min_vfreq = 0;
  909. connector->display_info.max_vfreq = 200;
  910. connector->display_info.min_hfreq = 0;
  911. connector->display_info.max_hfreq = 200;
  912. }
  913. list_for_each_entry(scan, &connector->probed_modes, head) {
  914. if (scan->type & DRM_MODE_TYPE_PREFERRED) {
  915. intel_lvds->fixed_mode =
  916. drm_mode_duplicate(dev, scan);
  917. intel_find_lvds_downclock(dev,
  918. intel_lvds->fixed_mode,
  919. connector);
  920. goto out;
  921. }
  922. }
  923. /* Failed to get EDID, what about VBT? */
  924. if (dev_priv->lfp_lvds_vbt_mode) {
  925. intel_lvds->fixed_mode =
  926. drm_mode_duplicate(dev, dev_priv->lfp_lvds_vbt_mode);
  927. if (intel_lvds->fixed_mode) {
  928. intel_lvds->fixed_mode->type |=
  929. DRM_MODE_TYPE_PREFERRED;
  930. goto out;
  931. }
  932. }
  933. /*
  934. * If we didn't get EDID, try checking if the panel is already turned
  935. * on. If so, assume that whatever is currently programmed is the
  936. * correct mode.
  937. */
  938. /* Ironlake: FIXME if still fail, not try pipe mode now */
  939. if (HAS_PCH_SPLIT(dev))
  940. goto failed;
  941. lvds = I915_READ(LVDS);
  942. pipe = (lvds & LVDS_PIPEB_SELECT) ? 1 : 0;
  943. crtc = intel_get_crtc_for_pipe(dev, pipe);
  944. if (crtc && (lvds & LVDS_PORT_EN)) {
  945. intel_lvds->fixed_mode = intel_crtc_mode_get(dev, crtc);
  946. if (intel_lvds->fixed_mode) {
  947. intel_lvds->fixed_mode->type |=
  948. DRM_MODE_TYPE_PREFERRED;
  949. goto out;
  950. }
  951. }
  952. /* If we still don't have a mode after all that, give up. */
  953. if (!intel_lvds->fixed_mode)
  954. goto failed;
  955. out:
  956. /*
  957. * Unlock registers and just
  958. * leave them unlocked
  959. */
  960. if (HAS_PCH_SPLIT(dev)) {
  961. I915_WRITE(PCH_PP_CONTROL,
  962. I915_READ(PCH_PP_CONTROL) | PANEL_UNLOCK_REGS);
  963. } else {
  964. I915_WRITE(PP_CONTROL,
  965. I915_READ(PP_CONTROL) | PANEL_UNLOCK_REGS);
  966. }
  967. dev_priv->lid_notifier.notifier_call = intel_lid_notify;
  968. if (acpi_lid_notifier_register(&dev_priv->lid_notifier)) {
  969. DRM_DEBUG_KMS("lid notifier registration failed\n");
  970. dev_priv->lid_notifier.notifier_call = NULL;
  971. }
  972. /* keep the LVDS connector */
  973. dev_priv->int_lvds_connector = connector;
  974. drm_sysfs_connector_add(connector);
  975. intel_panel_setup_backlight(dev);
  976. return true;
  977. failed:
  978. DRM_DEBUG_KMS("No LVDS modes found, disabling.\n");
  979. drm_connector_cleanup(connector);
  980. drm_encoder_cleanup(encoder);
  981. kfree(intel_lvds);
  982. kfree(intel_connector);
  983. return false;
  984. }