mpc8349emitx.dts 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315
  1. /*
  2. * MPC8349E-mITX Device Tree Source
  3. *
  4. * Copyright 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. /dts-v1/;
  12. / {
  13. model = "MPC8349EMITX";
  14. compatible = "MPC8349EMITX", "MPC834xMITX", "MPC83xxMITX";
  15. #address-cells = <1>;
  16. #size-cells = <1>;
  17. aliases {
  18. ethernet0 = &enet0;
  19. ethernet1 = &enet1;
  20. serial0 = &serial0;
  21. serial1 = &serial1;
  22. pci0 = &pci0;
  23. pci1 = &pci1;
  24. };
  25. cpus {
  26. #address-cells = <1>;
  27. #size-cells = <0>;
  28. PowerPC,8349@0 {
  29. device_type = "cpu";
  30. reg = <0x0>;
  31. d-cache-line-size = <32>;
  32. i-cache-line-size = <32>;
  33. d-cache-size = <32768>;
  34. i-cache-size = <32768>;
  35. timebase-frequency = <0>; // from bootloader
  36. bus-frequency = <0>; // from bootloader
  37. clock-frequency = <0>; // from bootloader
  38. };
  39. };
  40. memory {
  41. device_type = "memory";
  42. reg = <0x00000000 0x10000000>;
  43. };
  44. soc8349@e0000000 {
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. device_type = "soc";
  48. compatible = "simple-bus";
  49. ranges = <0x0 0xe0000000 0x00100000>;
  50. reg = <0xe0000000 0x00000200>;
  51. bus-frequency = <0>; // from bootloader
  52. wdt@200 {
  53. device_type = "watchdog";
  54. compatible = "mpc83xx_wdt";
  55. reg = <0x200 0x100>;
  56. };
  57. i2c@3000 {
  58. #address-cells = <1>;
  59. #size-cells = <0>;
  60. cell-index = <0>;
  61. compatible = "fsl-i2c";
  62. reg = <0x3000 0x100>;
  63. interrupts = <14 0x8>;
  64. interrupt-parent = <&ipic>;
  65. dfsrr;
  66. };
  67. i2c@3100 {
  68. #address-cells = <1>;
  69. #size-cells = <0>;
  70. cell-index = <1>;
  71. compatible = "fsl-i2c";
  72. reg = <0x3100 0x100>;
  73. interrupts = <15 0x8>;
  74. interrupt-parent = <&ipic>;
  75. dfsrr;
  76. };
  77. spi@7000 {
  78. cell-index = <0>;
  79. compatible = "fsl,spi";
  80. reg = <0x7000 0x1000>;
  81. interrupts = <16 0x8>;
  82. interrupt-parent = <&ipic>;
  83. mode = "cpu";
  84. };
  85. dma@82a8 {
  86. #address-cells = <1>;
  87. #size-cells = <1>;
  88. compatible = "fsl,mpc8349-dma", "fsl,elo-dma";
  89. reg = <0x82a8 4>;
  90. ranges = <0 0x8100 0x1a8>;
  91. interrupt-parent = <&ipic>;
  92. interrupts = <71 8>;
  93. cell-index = <0>;
  94. dma-channel@0 {
  95. compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
  96. reg = <0 0x80>;
  97. cell-index = <0>;
  98. interrupt-parent = <&ipic>;
  99. interrupts = <71 8>;
  100. };
  101. dma-channel@80 {
  102. compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
  103. reg = <0x80 0x80>;
  104. cell-index = <1>;
  105. interrupt-parent = <&ipic>;
  106. interrupts = <71 8>;
  107. };
  108. dma-channel@100 {
  109. compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
  110. reg = <0x100 0x80>;
  111. cell-index = <2>;
  112. interrupt-parent = <&ipic>;
  113. interrupts = <71 8>;
  114. };
  115. dma-channel@180 {
  116. compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
  117. reg = <0x180 0x28>;
  118. cell-index = <3>;
  119. interrupt-parent = <&ipic>;
  120. interrupts = <71 8>;
  121. };
  122. mcu_pio: mcu@a {
  123. #gpio-cells = <2>;
  124. compatible = "fsl,mc9s08qg8-mpc8349emitx",
  125. "fsl,mcu-mpc8349emitx";
  126. reg = <0x0a>;
  127. gpio-controller;
  128. };
  129. };
  130. usb@22000 {
  131. compatible = "fsl-usb2-mph";
  132. reg = <0x22000 0x1000>;
  133. #address-cells = <1>;
  134. #size-cells = <0>;
  135. interrupt-parent = <&ipic>;
  136. interrupts = <39 0x8>;
  137. phy_type = "ulpi";
  138. port1;
  139. };
  140. usb@23000 {
  141. compatible = "fsl-usb2-dr";
  142. reg = <0x23000 0x1000>;
  143. #address-cells = <1>;
  144. #size-cells = <0>;
  145. interrupt-parent = <&ipic>;
  146. interrupts = <38 0x8>;
  147. dr_mode = "peripheral";
  148. phy_type = "ulpi";
  149. };
  150. mdio@24520 {
  151. #address-cells = <1>;
  152. #size-cells = <0>;
  153. compatible = "fsl,gianfar-mdio";
  154. reg = <0x24520 0x20>;
  155. /* Vitesse 8201 */
  156. phy1c: ethernet-phy@1c {
  157. interrupt-parent = <&ipic>;
  158. interrupts = <18 0x8>;
  159. reg = <0x1c>;
  160. device_type = "ethernet-phy";
  161. };
  162. };
  163. enet0: ethernet@24000 {
  164. cell-index = <0>;
  165. device_type = "network";
  166. model = "TSEC";
  167. compatible = "gianfar";
  168. reg = <0x24000 0x1000>;
  169. local-mac-address = [ 00 00 00 00 00 00 ];
  170. interrupts = <32 0x8 33 0x8 34 0x8>;
  171. interrupt-parent = <&ipic>;
  172. phy-handle = <&phy1c>;
  173. linux,network-index = <0>;
  174. };
  175. enet1: ethernet@25000 {
  176. cell-index = <1>;
  177. device_type = "network";
  178. model = "TSEC";
  179. compatible = "gianfar";
  180. reg = <0x25000 0x1000>;
  181. local-mac-address = [ 00 00 00 00 00 00 ];
  182. interrupts = <35 0x8 36 0x8 37 0x8>;
  183. interrupt-parent = <&ipic>;
  184. /* Vitesse 7385 isn't on the MDIO bus */
  185. fixed-link = <1 1 1000 0 0>;
  186. linux,network-index = <1>;
  187. };
  188. serial0: serial@4500 {
  189. cell-index = <0>;
  190. device_type = "serial";
  191. compatible = "ns16550";
  192. reg = <0x4500 0x100>;
  193. clock-frequency = <0>; // from bootloader
  194. interrupts = <9 0x8>;
  195. interrupt-parent = <&ipic>;
  196. };
  197. serial1: serial@4600 {
  198. cell-index = <1>;
  199. device_type = "serial";
  200. compatible = "ns16550";
  201. reg = <0x4600 0x100>;
  202. clock-frequency = <0>; // from bootloader
  203. interrupts = <10 0x8>;
  204. interrupt-parent = <&ipic>;
  205. };
  206. crypto@30000 {
  207. compatible = "fsl,sec2.0";
  208. reg = <0x30000 0x10000>;
  209. interrupts = <11 0x8>;
  210. interrupt-parent = <&ipic>;
  211. fsl,num-channels = <4>;
  212. fsl,channel-fifo-len = <24>;
  213. fsl,exec-units-mask = <0x7e>;
  214. fsl,descriptor-types-mask = <0x01010ebf>;
  215. };
  216. ipic: pic@700 {
  217. interrupt-controller;
  218. #address-cells = <0>;
  219. #interrupt-cells = <2>;
  220. reg = <0x700 0x100>;
  221. device_type = "ipic";
  222. };
  223. };
  224. pci0: pci@e0008500 {
  225. cell-index = <1>;
  226. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  227. interrupt-map = <
  228. /* IDSEL 0x10 - SATA */
  229. 0x8000 0x0 0x0 0x1 &ipic 22 0x8 /* SATA_INTA */
  230. >;
  231. interrupt-parent = <&ipic>;
  232. interrupts = <66 0x8>;
  233. bus-range = <0x0 0x0>;
  234. ranges = <0x42000000 0x0 0x80000000 0x80000000 0x0 0x10000000
  235. 0x02000000 0x0 0x90000000 0x90000000 0x0 0x10000000
  236. 0x01000000 0x0 0x00000000 0xe2000000 0x0 0x01000000>;
  237. clock-frequency = <66666666>;
  238. #interrupt-cells = <1>;
  239. #size-cells = <2>;
  240. #address-cells = <3>;
  241. reg = <0xe0008500 0x100 /* internal registers */
  242. 0xe0008300 0x8>; /* config space access registers */
  243. compatible = "fsl,mpc8349-pci";
  244. device_type = "pci";
  245. };
  246. pci1: pci@e0008600 {
  247. cell-index = <2>;
  248. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  249. interrupt-map = <
  250. /* IDSEL 0x0E - MiniPCI Slot */
  251. 0x7000 0x0 0x0 0x1 &ipic 21 0x8 /* PCI_INTA */
  252. /* IDSEL 0x0F - PCI Slot */
  253. 0x7800 0x0 0x0 0x1 &ipic 20 0x8 /* PCI_INTA */
  254. 0x7800 0x0 0x0 0x2 &ipic 21 0x8 /* PCI_INTB */
  255. >;
  256. interrupt-parent = <&ipic>;
  257. interrupts = <67 0x8>;
  258. bus-range = <0x0 0x0>;
  259. ranges = <0x42000000 0x0 0xa0000000 0xa0000000 0x0 0x10000000
  260. 0x02000000 0x0 0xb0000000 0xb0000000 0x0 0x10000000
  261. 0x01000000 0x0 0x00000000 0xe3000000 0x0 0x01000000>;
  262. clock-frequency = <66666666>;
  263. #interrupt-cells = <1>;
  264. #size-cells = <2>;
  265. #address-cells = <3>;
  266. reg = <0xe0008600 0x100 /* internal registers */
  267. 0xe0008380 0x8>; /* config space access registers */
  268. compatible = "fsl,mpc8349-pci";
  269. device_type = "pci";
  270. };
  271. localbus@e0005000 {
  272. #address-cells = <2>;
  273. #size-cells = <1>;
  274. compatible = "fsl,mpc8349e-localbus",
  275. "fsl,pq2pro-localbus";
  276. reg = <0xe0005000 0xd8>;
  277. ranges = <0x3 0x0 0xf0000000 0x210>;
  278. pata@3,0 {
  279. compatible = "fsl,mpc8349emitx-pata", "ata-generic";
  280. reg = <0x3 0x0 0x10 0x3 0x20c 0x4>;
  281. reg-shift = <1>;
  282. pio-mode = <6>;
  283. interrupts = <23 0x8>;
  284. interrupt-parent = <&ipic>;
  285. };
  286. };
  287. };