smp.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. #ifndef __ASM_SMP_H
  2. #define __ASM_SMP_H
  3. /*
  4. * We need the APIC definitions automatically as part of 'smp.h'
  5. */
  6. #include <linux/threads.h>
  7. #include <linux/cpumask.h>
  8. #include <linux/bitops.h>
  9. #include <linux/init.h>
  10. extern int disable_apic;
  11. #include <asm/fixmap.h>
  12. #include <asm/mpspec.h>
  13. #include <asm/io_apic.h>
  14. #include <asm/apic.h>
  15. #include <asm/thread_info.h>
  16. #ifdef CONFIG_SMP
  17. #include <asm/pda.h>
  18. struct pt_regs;
  19. extern cpumask_t cpu_present_mask;
  20. extern cpumask_t cpu_possible_map;
  21. extern cpumask_t cpu_online_map;
  22. extern cpumask_t cpu_callout_map;
  23. extern cpumask_t cpu_initialized;
  24. /*
  25. * Private routines/data
  26. */
  27. extern void smp_alloc_memory(void);
  28. extern volatile unsigned long smp_invalidate_needed;
  29. extern void lock_ipi_call_lock(void);
  30. extern void unlock_ipi_call_lock(void);
  31. extern int smp_num_siblings;
  32. extern void smp_send_reschedule(int cpu);
  33. void smp_stop_cpu(void);
  34. extern cpumask_t cpu_sibling_map[NR_CPUS];
  35. extern cpumask_t cpu_core_map[NR_CPUS];
  36. extern u8 cpu_llc_id[NR_CPUS];
  37. #define SMP_TRAMPOLINE_BASE 0x6000
  38. /*
  39. * On x86 all CPUs are mapped 1:1 to the APIC space.
  40. * This simplifies scheduling and IPI sending and
  41. * compresses data structures.
  42. */
  43. static inline int num_booting_cpus(void)
  44. {
  45. return cpus_weight(cpu_callout_map);
  46. }
  47. #define raw_smp_processor_id() read_pda(cpunumber)
  48. static inline int hard_smp_processor_id(void)
  49. {
  50. /* we don't want to mark this access volatile - bad code generation */
  51. return GET_APIC_ID(*(unsigned int *)(APIC_BASE+APIC_ID));
  52. }
  53. extern int __cpu_disable(void);
  54. extern void __cpu_die(unsigned int cpu);
  55. extern void prefill_possible_map(void);
  56. extern unsigned num_processors;
  57. extern unsigned __cpuinitdata disabled_cpus;
  58. #define NO_PROC_ID 0xFF /* No processor magic marker */
  59. #endif
  60. /*
  61. * Some lowlevel functions might want to know about
  62. * the real APIC ID <-> CPU # mapping.
  63. */
  64. extern u8 x86_cpu_to_apicid[NR_CPUS]; /* physical ID */
  65. extern u8 x86_cpu_to_log_apicid[NR_CPUS];
  66. extern u8 bios_cpu_apicid[];
  67. static inline int cpu_present_to_apicid(int mps_cpu)
  68. {
  69. if (mps_cpu < NR_CPUS)
  70. return (int)bios_cpu_apicid[mps_cpu];
  71. else
  72. return BAD_APICID;
  73. }
  74. #ifndef CONFIG_SMP
  75. #define stack_smp_processor_id() 0
  76. #define cpu_logical_map(x) (x)
  77. #else
  78. #include <asm/thread_info.h>
  79. #define stack_smp_processor_id() \
  80. ({ \
  81. struct thread_info *ti; \
  82. __asm__("andq %%rsp,%0; ":"=r" (ti) : "0" (CURRENT_MASK)); \
  83. ti->cpu; \
  84. })
  85. #endif
  86. static __inline int logical_smp_processor_id(void)
  87. {
  88. /* we don't want to mark this access volatile - bad code generation */
  89. return GET_APIC_LOGICAL_ID(*(unsigned long *)(APIC_BASE+APIC_LDR));
  90. }
  91. #ifdef CONFIG_SMP
  92. #define cpu_physical_id(cpu) x86_cpu_to_apicid[cpu]
  93. #else
  94. #define cpu_physical_id(cpu) boot_cpu_id
  95. #endif /* !CONFIG_SMP */
  96. #endif