iwl-agn.c 105 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. /**
  82. * iwl_commit_rxon - commit staging_rxon to hardware
  83. *
  84. * The RXON command in staging_rxon is committed to the hardware and
  85. * the active_rxon structure is updated with the new data. This
  86. * function correctly transitions out of the RXON_ASSOC_MSK state if
  87. * a HW tune is required based on the RXON structure changes.
  88. */
  89. static int iwl_commit_rxon(struct iwl_priv *priv)
  90. {
  91. /* cast away the const for active_rxon in this function */
  92. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  93. int ret;
  94. bool new_assoc =
  95. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  96. if (!iwl_is_alive(priv))
  97. return -EBUSY;
  98. /* always get timestamp with Rx frame */
  99. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  100. /* allow CTS-to-self if possible. this is relevant only for
  101. * 5000, but will not damage 4965 */
  102. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  103. ret = iwl_check_rxon_cmd(priv);
  104. if (ret) {
  105. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  106. return -EINVAL;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. return 0;
  119. }
  120. /* station table will be cleared */
  121. priv->assoc_station_added = 0;
  122. /* If we are currently associated and the new config requires
  123. * an RXON_ASSOC and the new config wants the associated mask enabled,
  124. * we must clear the associated from the active configuration
  125. * before we apply the new config */
  126. if (iwl_is_associated(priv) && new_assoc) {
  127. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  128. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  129. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  130. sizeof(struct iwl_rxon_cmd),
  131. &priv->active_rxon);
  132. /* If the mask clearing failed then we set
  133. * active_rxon back to what it was previously */
  134. if (ret) {
  135. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  136. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  137. return ret;
  138. }
  139. }
  140. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  141. "* with%s RXON_FILTER_ASSOC_MSK\n"
  142. "* channel = %d\n"
  143. "* bssid = %pM\n",
  144. (new_assoc ? "" : "out"),
  145. le16_to_cpu(priv->staging_rxon.channel),
  146. priv->staging_rxon.bssid_addr);
  147. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  148. /* Apply the new configuration
  149. * RXON unassoc clears the station table in uCode, send it before
  150. * we add the bcast station. If assoc bit is set, we will send RXON
  151. * after having added the bcast and bssid station.
  152. */
  153. if (!new_assoc) {
  154. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  155. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  156. if (ret) {
  157. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  158. return ret;
  159. }
  160. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  161. }
  162. iwl_clear_stations_table(priv);
  163. if (!priv->error_recovering)
  164. priv->start_calib = 0;
  165. /* Add the broadcast address so we can send broadcast frames */
  166. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  167. IWL_INVALID_STATION) {
  168. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  169. return -EIO;
  170. }
  171. /* If we have set the ASSOC_MSK and we are in BSS mode then
  172. * add the IWL_AP_ID to the station rate table */
  173. if (new_assoc) {
  174. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  175. ret = iwl_rxon_add_station(priv,
  176. priv->active_rxon.bssid_addr, 1);
  177. if (ret == IWL_INVALID_STATION) {
  178. IWL_ERR(priv,
  179. "Error adding AP address for TX.\n");
  180. return -EIO;
  181. }
  182. priv->assoc_station_added = 1;
  183. if (priv->default_wep_key &&
  184. iwl_send_static_wepkey_cmd(priv, 0))
  185. IWL_ERR(priv,
  186. "Could not send WEP static key.\n");
  187. }
  188. /* Apply the new configuration
  189. * RXON assoc doesn't clear the station table in uCode,
  190. */
  191. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  192. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  193. if (ret) {
  194. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  195. return ret;
  196. }
  197. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  198. }
  199. iwl_init_sensitivity(priv);
  200. /* If we issue a new RXON command which required a tune then we must
  201. * send a new TXPOWER command or we won't be able to Tx any frames */
  202. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  203. if (ret) {
  204. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  205. return ret;
  206. }
  207. return 0;
  208. }
  209. void iwl_update_chain_flags(struct iwl_priv *priv)
  210. {
  211. iwl_set_rxon_chain(priv);
  212. iwl_commit_rxon(priv);
  213. }
  214. static void iwl_clear_free_frames(struct iwl_priv *priv)
  215. {
  216. struct list_head *element;
  217. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  218. priv->frames_count);
  219. while (!list_empty(&priv->free_frames)) {
  220. element = priv->free_frames.next;
  221. list_del(element);
  222. kfree(list_entry(element, struct iwl_frame, list));
  223. priv->frames_count--;
  224. }
  225. if (priv->frames_count) {
  226. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  227. priv->frames_count);
  228. priv->frames_count = 0;
  229. }
  230. }
  231. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  232. {
  233. struct iwl_frame *frame;
  234. struct list_head *element;
  235. if (list_empty(&priv->free_frames)) {
  236. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  237. if (!frame) {
  238. IWL_ERR(priv, "Could not allocate frame!\n");
  239. return NULL;
  240. }
  241. priv->frames_count++;
  242. return frame;
  243. }
  244. element = priv->free_frames.next;
  245. list_del(element);
  246. return list_entry(element, struct iwl_frame, list);
  247. }
  248. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  249. {
  250. memset(frame, 0, sizeof(*frame));
  251. list_add(&frame->list, &priv->free_frames);
  252. }
  253. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  254. struct ieee80211_hdr *hdr,
  255. int left)
  256. {
  257. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  258. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  259. (priv->iw_mode != NL80211_IFTYPE_AP)))
  260. return 0;
  261. if (priv->ibss_beacon->len > left)
  262. return 0;
  263. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  264. return priv->ibss_beacon->len;
  265. }
  266. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  267. struct iwl_frame *frame, u8 rate)
  268. {
  269. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  270. unsigned int frame_size;
  271. tx_beacon_cmd = &frame->u.beacon;
  272. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  273. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  274. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  275. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  276. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  277. BUG_ON(frame_size > MAX_MPDU_SIZE);
  278. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  279. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  280. tx_beacon_cmd->tx.rate_n_flags =
  281. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  282. else
  283. tx_beacon_cmd->tx.rate_n_flags =
  284. iwl_hw_set_rate_n_flags(rate, 0);
  285. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  286. TX_CMD_FLG_TSF_MSK |
  287. TX_CMD_FLG_STA_RATE_MSK;
  288. return sizeof(*tx_beacon_cmd) + frame_size;
  289. }
  290. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  291. {
  292. struct iwl_frame *frame;
  293. unsigned int frame_size;
  294. int rc;
  295. u8 rate;
  296. frame = iwl_get_free_frame(priv);
  297. if (!frame) {
  298. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  299. "command.\n");
  300. return -ENOMEM;
  301. }
  302. rate = iwl_rate_get_lowest_plcp(priv);
  303. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  304. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  305. &frame->u.cmd[0]);
  306. iwl_free_frame(priv, frame);
  307. return rc;
  308. }
  309. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  310. {
  311. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  312. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  313. if (sizeof(dma_addr_t) > sizeof(u32))
  314. addr |=
  315. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  316. return addr;
  317. }
  318. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  319. {
  320. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  321. return le16_to_cpu(tb->hi_n_len) >> 4;
  322. }
  323. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  324. dma_addr_t addr, u16 len)
  325. {
  326. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  327. u16 hi_n_len = len << 4;
  328. put_unaligned_le32(addr, &tb->lo);
  329. if (sizeof(dma_addr_t) > sizeof(u32))
  330. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  331. tb->hi_n_len = cpu_to_le16(hi_n_len);
  332. tfd->num_tbs = idx + 1;
  333. }
  334. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  335. {
  336. return tfd->num_tbs & 0x1f;
  337. }
  338. /**
  339. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  340. * @priv - driver private data
  341. * @txq - tx queue
  342. *
  343. * Does NOT advance any TFD circular buffer read/write indexes
  344. * Does NOT free the TFD itself (which is within circular buffer)
  345. */
  346. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  347. {
  348. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  349. struct iwl_tfd *tfd;
  350. struct pci_dev *dev = priv->pci_dev;
  351. int index = txq->q.read_ptr;
  352. int i;
  353. int num_tbs;
  354. tfd = &tfd_tmp[index];
  355. /* Sanity check on number of chunks */
  356. num_tbs = iwl_tfd_get_num_tbs(tfd);
  357. if (num_tbs >= IWL_NUM_OF_TBS) {
  358. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  359. /* @todo issue fatal error, it is quite serious situation */
  360. return;
  361. }
  362. /* Unmap tx_cmd */
  363. if (num_tbs)
  364. pci_unmap_single(dev,
  365. pci_unmap_addr(&txq->cmd[index]->meta, mapping),
  366. pci_unmap_len(&txq->cmd[index]->meta, len),
  367. PCI_DMA_TODEVICE);
  368. /* Unmap chunks, if any. */
  369. for (i = 1; i < num_tbs; i++) {
  370. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  371. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  372. if (txq->txb) {
  373. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  374. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  375. }
  376. }
  377. }
  378. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  379. struct iwl_tx_queue *txq,
  380. dma_addr_t addr, u16 len,
  381. u8 reset, u8 pad)
  382. {
  383. struct iwl_queue *q;
  384. struct iwl_tfd *tfd, *tfd_tmp;
  385. u32 num_tbs;
  386. q = &txq->q;
  387. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  388. tfd = &tfd_tmp[q->write_ptr];
  389. if (reset)
  390. memset(tfd, 0, sizeof(*tfd));
  391. num_tbs = iwl_tfd_get_num_tbs(tfd);
  392. /* Each TFD can point to a maximum 20 Tx buffers */
  393. if (num_tbs >= IWL_NUM_OF_TBS) {
  394. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  395. IWL_NUM_OF_TBS);
  396. return -EINVAL;
  397. }
  398. BUG_ON(addr & ~DMA_BIT_MASK(36));
  399. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  400. IWL_ERR(priv, "Unaligned address = %llx\n",
  401. (unsigned long long)addr);
  402. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  403. return 0;
  404. }
  405. /*
  406. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  407. * given Tx queue, and enable the DMA channel used for that queue.
  408. *
  409. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  410. * channels supported in hardware.
  411. */
  412. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  413. struct iwl_tx_queue *txq)
  414. {
  415. int ret;
  416. unsigned long flags;
  417. int txq_id = txq->q.id;
  418. spin_lock_irqsave(&priv->lock, flags);
  419. ret = iwl_grab_nic_access(priv);
  420. if (ret) {
  421. spin_unlock_irqrestore(&priv->lock, flags);
  422. return ret;
  423. }
  424. /* Circular buffer (TFD queue in DRAM) physical base address */
  425. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  426. txq->q.dma_addr >> 8);
  427. iwl_release_nic_access(priv);
  428. spin_unlock_irqrestore(&priv->lock, flags);
  429. return 0;
  430. }
  431. /******************************************************************************
  432. *
  433. * Misc. internal state and helper functions
  434. *
  435. ******************************************************************************/
  436. static void iwl_ht_conf(struct iwl_priv *priv,
  437. struct ieee80211_bss_conf *bss_conf)
  438. {
  439. struct ieee80211_sta_ht_cap *ht_conf;
  440. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  441. struct ieee80211_sta *sta;
  442. IWL_DEBUG_MAC80211(priv, "enter: \n");
  443. if (!iwl_conf->is_ht)
  444. return;
  445. /*
  446. * It is totally wrong to base global information on something
  447. * that is valid only when associated, alas, this driver works
  448. * that way and I don't know how to fix it.
  449. */
  450. rcu_read_lock();
  451. sta = ieee80211_find_sta(priv->hw, priv->bssid);
  452. if (!sta) {
  453. rcu_read_unlock();
  454. return;
  455. }
  456. ht_conf = &sta->ht_cap;
  457. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  458. iwl_conf->sgf |= HT_SHORT_GI_20MHZ;
  459. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  460. iwl_conf->sgf |= HT_SHORT_GI_40MHZ;
  461. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  462. iwl_conf->max_amsdu_size =
  463. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  464. iwl_conf->supported_chan_width =
  465. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40);
  466. /*
  467. * XXX: The HT configuration needs to be moved into iwl_mac_config()
  468. * to be done there correctly.
  469. */
  470. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_NONE;
  471. if (conf_is_ht40_minus(&priv->hw->conf))
  472. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  473. else if (conf_is_ht40_plus(&priv->hw->conf))
  474. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  475. /* If no above or below channel supplied disable FAT channel */
  476. if (iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_ABOVE &&
  477. iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  478. iwl_conf->supported_chan_width = 0;
  479. iwl_conf->sm_ps = (u8)((ht_conf->cap & IEEE80211_HT_CAP_SM_PS) >> 2);
  480. memcpy(&iwl_conf->mcs, &ht_conf->mcs, 16);
  481. iwl_conf->tx_chan_width = iwl_conf->supported_chan_width != 0;
  482. iwl_conf->ht_protection =
  483. bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  484. iwl_conf->non_GF_STA_present =
  485. !!(bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  486. rcu_read_unlock();
  487. IWL_DEBUG_MAC80211(priv, "leave\n");
  488. }
  489. /*
  490. * QoS support
  491. */
  492. static void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  493. {
  494. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  495. return;
  496. priv->qos_data.def_qos_parm.qos_flags = 0;
  497. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  498. !priv->qos_data.qos_cap.q_AP.txop_request)
  499. priv->qos_data.def_qos_parm.qos_flags |=
  500. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  501. if (priv->qos_data.qos_active)
  502. priv->qos_data.def_qos_parm.qos_flags |=
  503. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  504. if (priv->current_ht_config.is_ht)
  505. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  506. if (force || iwl_is_associated(priv)) {
  507. IWL_DEBUG_QOS(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  508. priv->qos_data.qos_active,
  509. priv->qos_data.def_qos_parm.qos_flags);
  510. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  511. sizeof(struct iwl_qosparam_cmd),
  512. &priv->qos_data.def_qos_parm, NULL);
  513. }
  514. }
  515. #define MAX_UCODE_BEACON_INTERVAL 4096
  516. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  517. {
  518. u16 new_val = 0;
  519. u16 beacon_factor = 0;
  520. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  521. / MAX_UCODE_BEACON_INTERVAL;
  522. new_val = beacon_val / beacon_factor;
  523. if (!new_val)
  524. new_val = MAX_UCODE_BEACON_INTERVAL;
  525. return new_val;
  526. }
  527. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  528. {
  529. u64 tsf;
  530. s32 interval_tm, rem;
  531. unsigned long flags;
  532. struct ieee80211_conf *conf = NULL;
  533. u16 beacon_int = 0;
  534. conf = ieee80211_get_hw_conf(priv->hw);
  535. spin_lock_irqsave(&priv->lock, flags);
  536. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  537. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  538. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  539. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  540. priv->rxon_timing.atim_window = 0;
  541. } else {
  542. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  543. /* TODO: we need to get atim_window from upper stack
  544. * for now we set to 0 */
  545. priv->rxon_timing.atim_window = 0;
  546. }
  547. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  548. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  549. interval_tm = beacon_int * 1024;
  550. rem = do_div(tsf, interval_tm);
  551. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  552. spin_unlock_irqrestore(&priv->lock, flags);
  553. IWL_DEBUG_ASSOC(priv, "beacon interval %d beacon timer %d beacon tim %d\n",
  554. le16_to_cpu(priv->rxon_timing.beacon_interval),
  555. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  556. le16_to_cpu(priv->rxon_timing.atim_window));
  557. }
  558. static int iwl_set_mode(struct iwl_priv *priv, int mode)
  559. {
  560. iwl_connection_init_rx_config(priv, mode);
  561. iwl_set_rxon_chain(priv);
  562. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  563. iwl_clear_stations_table(priv);
  564. /* dont commit rxon if rf-kill is on*/
  565. if (!iwl_is_ready_rf(priv))
  566. return -EAGAIN;
  567. cancel_delayed_work(&priv->scan_check);
  568. if (iwl_scan_cancel_timeout(priv, 100)) {
  569. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  570. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  571. return -EAGAIN;
  572. }
  573. iwl_commit_rxon(priv);
  574. return 0;
  575. }
  576. /******************************************************************************
  577. *
  578. * Generic RX handler implementations
  579. *
  580. ******************************************************************************/
  581. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  582. struct iwl_rx_mem_buffer *rxb)
  583. {
  584. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  585. struct iwl_alive_resp *palive;
  586. struct delayed_work *pwork;
  587. palive = &pkt->u.alive_frame;
  588. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  589. "0x%01X 0x%01X\n",
  590. palive->is_valid, palive->ver_type,
  591. palive->ver_subtype);
  592. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  593. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  594. memcpy(&priv->card_alive_init,
  595. &pkt->u.alive_frame,
  596. sizeof(struct iwl_init_alive_resp));
  597. pwork = &priv->init_alive_start;
  598. } else {
  599. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  600. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  601. sizeof(struct iwl_alive_resp));
  602. pwork = &priv->alive_start;
  603. }
  604. /* We delay the ALIVE response by 5ms to
  605. * give the HW RF Kill time to activate... */
  606. if (palive->is_valid == UCODE_VALID_OK)
  607. queue_delayed_work(priv->workqueue, pwork,
  608. msecs_to_jiffies(5));
  609. else
  610. IWL_WARN(priv, "uCode did not respond OK.\n");
  611. }
  612. static void iwl_rx_reply_error(struct iwl_priv *priv,
  613. struct iwl_rx_mem_buffer *rxb)
  614. {
  615. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  616. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  617. "seq 0x%04X ser 0x%08X\n",
  618. le32_to_cpu(pkt->u.err_resp.error_type),
  619. get_cmd_string(pkt->u.err_resp.cmd_id),
  620. pkt->u.err_resp.cmd_id,
  621. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  622. le32_to_cpu(pkt->u.err_resp.error_info));
  623. }
  624. static void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  625. struct iwl_rx_mem_buffer *rxb)
  626. {
  627. #ifdef CONFIG_IWLWIFI_DEBUG
  628. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  629. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  630. IWL_DEBUG_RX(priv, "sleep mode: %d, src: %d\n",
  631. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  632. #endif
  633. }
  634. static void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  635. struct iwl_rx_mem_buffer *rxb)
  636. {
  637. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  638. IWL_DEBUG_RADIO(priv, "Dumping %d bytes of unhandled "
  639. "notification for %s:\n",
  640. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  641. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  642. }
  643. static void iwl_bg_beacon_update(struct work_struct *work)
  644. {
  645. struct iwl_priv *priv =
  646. container_of(work, struct iwl_priv, beacon_update);
  647. struct sk_buff *beacon;
  648. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  649. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  650. if (!beacon) {
  651. IWL_ERR(priv, "update beacon failed\n");
  652. return;
  653. }
  654. mutex_lock(&priv->mutex);
  655. /* new beacon skb is allocated every time; dispose previous.*/
  656. if (priv->ibss_beacon)
  657. dev_kfree_skb(priv->ibss_beacon);
  658. priv->ibss_beacon = beacon;
  659. mutex_unlock(&priv->mutex);
  660. iwl_send_beacon_cmd(priv);
  661. }
  662. /**
  663. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  664. *
  665. * This callback is provided in order to send a statistics request.
  666. *
  667. * This timer function is continually reset to execute within
  668. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  669. * was received. We need to ensure we receive the statistics in order
  670. * to update the temperature used for calibrating the TXPOWER.
  671. */
  672. static void iwl_bg_statistics_periodic(unsigned long data)
  673. {
  674. struct iwl_priv *priv = (struct iwl_priv *)data;
  675. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  676. return;
  677. /* dont send host command if rf-kill is on */
  678. if (!iwl_is_ready_rf(priv))
  679. return;
  680. iwl_send_statistics_request(priv, CMD_ASYNC);
  681. }
  682. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  683. struct iwl_rx_mem_buffer *rxb)
  684. {
  685. #ifdef CONFIG_IWLWIFI_DEBUG
  686. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  687. struct iwl4965_beacon_notif *beacon =
  688. (struct iwl4965_beacon_notif *)pkt->u.raw;
  689. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  690. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  691. "tsf %d %d rate %d\n",
  692. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  693. beacon->beacon_notify_hdr.failure_frame,
  694. le32_to_cpu(beacon->ibss_mgr_status),
  695. le32_to_cpu(beacon->high_tsf),
  696. le32_to_cpu(beacon->low_tsf), rate);
  697. #endif
  698. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  699. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  700. queue_work(priv->workqueue, &priv->beacon_update);
  701. }
  702. /* Handle notification from uCode that card's power state is changing
  703. * due to software, hardware, or critical temperature RFKILL */
  704. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  705. struct iwl_rx_mem_buffer *rxb)
  706. {
  707. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  708. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  709. unsigned long status = priv->status;
  710. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  711. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  712. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  713. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  714. RF_CARD_DISABLED)) {
  715. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  716. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  717. if (!iwl_grab_nic_access(priv)) {
  718. iwl_write_direct32(
  719. priv, HBUS_TARG_MBX_C,
  720. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  721. iwl_release_nic_access(priv);
  722. }
  723. if (!(flags & RXON_CARD_DISABLED)) {
  724. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  725. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  726. if (!iwl_grab_nic_access(priv)) {
  727. iwl_write_direct32(
  728. priv, HBUS_TARG_MBX_C,
  729. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  730. iwl_release_nic_access(priv);
  731. }
  732. }
  733. if (flags & RF_CARD_DISABLED) {
  734. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  735. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  736. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  737. if (!iwl_grab_nic_access(priv))
  738. iwl_release_nic_access(priv);
  739. }
  740. }
  741. if (flags & HW_CARD_DISABLED)
  742. set_bit(STATUS_RF_KILL_HW, &priv->status);
  743. else
  744. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  745. if (flags & SW_CARD_DISABLED)
  746. set_bit(STATUS_RF_KILL_SW, &priv->status);
  747. else
  748. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  749. if (!(flags & RXON_CARD_DISABLED))
  750. iwl_scan_cancel(priv);
  751. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  752. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  753. (test_bit(STATUS_RF_KILL_SW, &status) !=
  754. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  755. queue_work(priv->workqueue, &priv->rf_kill);
  756. else
  757. wake_up_interruptible(&priv->wait_command_queue);
  758. }
  759. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  760. {
  761. int ret;
  762. unsigned long flags;
  763. spin_lock_irqsave(&priv->lock, flags);
  764. ret = iwl_grab_nic_access(priv);
  765. if (ret)
  766. goto err;
  767. if (src == IWL_PWR_SRC_VAUX) {
  768. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  769. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  770. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  771. ~APMG_PS_CTRL_MSK_PWR_SRC);
  772. } else {
  773. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  774. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  775. ~APMG_PS_CTRL_MSK_PWR_SRC);
  776. }
  777. iwl_release_nic_access(priv);
  778. err:
  779. spin_unlock_irqrestore(&priv->lock, flags);
  780. return ret;
  781. }
  782. /**
  783. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  784. *
  785. * Setup the RX handlers for each of the reply types sent from the uCode
  786. * to the host.
  787. *
  788. * This function chains into the hardware specific files for them to setup
  789. * any hardware specific handlers as well.
  790. */
  791. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  792. {
  793. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  794. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  795. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  796. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  797. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  798. iwl_rx_pm_debug_statistics_notif;
  799. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  800. /*
  801. * The same handler is used for both the REPLY to a discrete
  802. * statistics request from the host as well as for the periodic
  803. * statistics notifications (after received beacons) from the uCode.
  804. */
  805. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  806. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  807. iwl_setup_spectrum_handlers(priv);
  808. iwl_setup_rx_scan_handlers(priv);
  809. /* status change handler */
  810. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  811. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  812. iwl_rx_missed_beacon_notif;
  813. /* Rx handlers */
  814. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  815. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  816. /* block ack */
  817. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  818. /* Set up hardware specific Rx handlers */
  819. priv->cfg->ops->lib->rx_handler_setup(priv);
  820. }
  821. /**
  822. * iwl_rx_handle - Main entry function for receiving responses from uCode
  823. *
  824. * Uses the priv->rx_handlers callback function array to invoke
  825. * the appropriate handlers, including command responses,
  826. * frame-received notifications, and other notifications.
  827. */
  828. void iwl_rx_handle(struct iwl_priv *priv)
  829. {
  830. struct iwl_rx_mem_buffer *rxb;
  831. struct iwl_rx_packet *pkt;
  832. struct iwl_rx_queue *rxq = &priv->rxq;
  833. u32 r, i;
  834. int reclaim;
  835. unsigned long flags;
  836. u8 fill_rx = 0;
  837. u32 count = 8;
  838. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  839. * buffer that the driver may process (last buffer filled by ucode). */
  840. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  841. i = rxq->read;
  842. /* Rx interrupt, but nothing sent from uCode */
  843. if (i == r)
  844. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  845. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  846. fill_rx = 1;
  847. while (i != r) {
  848. rxb = rxq->queue[i];
  849. /* If an RXB doesn't have a Rx queue slot associated with it,
  850. * then a bug has been introduced in the queue refilling
  851. * routines -- catch it here */
  852. BUG_ON(rxb == NULL);
  853. rxq->queue[i] = NULL;
  854. dma_sync_single_range_for_cpu(
  855. &priv->pci_dev->dev, rxb->real_dma_addr,
  856. rxb->aligned_dma_addr - rxb->real_dma_addr,
  857. priv->hw_params.rx_buf_size,
  858. PCI_DMA_FROMDEVICE);
  859. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  860. /* Reclaim a command buffer only if this packet is a response
  861. * to a (driver-originated) command.
  862. * If the packet (e.g. Rx frame) originated from uCode,
  863. * there is no command buffer to reclaim.
  864. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  865. * but apparently a few don't get set; catch them here. */
  866. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  867. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  868. (pkt->hdr.cmd != REPLY_RX) &&
  869. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  870. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  871. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  872. (pkt->hdr.cmd != REPLY_TX);
  873. /* Based on type of command response or notification,
  874. * handle those that need handling via function in
  875. * rx_handlers table. See iwl_setup_rx_handlers() */
  876. if (priv->rx_handlers[pkt->hdr.cmd]) {
  877. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  878. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  879. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  880. } else {
  881. /* No handling needed */
  882. IWL_DEBUG_RX(priv,
  883. "r %d i %d No handler needed for %s, 0x%02x\n",
  884. r, i, get_cmd_string(pkt->hdr.cmd),
  885. pkt->hdr.cmd);
  886. }
  887. if (reclaim) {
  888. /* Invoke any callbacks, transfer the skb to caller, and
  889. * fire off the (possibly) blocking iwl_send_cmd()
  890. * as we reclaim the driver command queue */
  891. if (rxb && rxb->skb)
  892. iwl_tx_cmd_complete(priv, rxb);
  893. else
  894. IWL_WARN(priv, "Claim null rxb?\n");
  895. }
  896. /* For now we just don't re-use anything. We can tweak this
  897. * later to try and re-use notification packets and SKBs that
  898. * fail to Rx correctly */
  899. if (rxb->skb != NULL) {
  900. priv->alloc_rxb_skb--;
  901. dev_kfree_skb_any(rxb->skb);
  902. rxb->skb = NULL;
  903. }
  904. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  905. priv->hw_params.rx_buf_size + 256,
  906. PCI_DMA_FROMDEVICE);
  907. spin_lock_irqsave(&rxq->lock, flags);
  908. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  909. spin_unlock_irqrestore(&rxq->lock, flags);
  910. i = (i + 1) & RX_QUEUE_MASK;
  911. /* If there are a lot of unused frames,
  912. * restock the Rx queue so ucode wont assert. */
  913. if (fill_rx) {
  914. count++;
  915. if (count >= 8) {
  916. priv->rxq.read = i;
  917. iwl_rx_queue_restock(priv);
  918. count = 0;
  919. }
  920. }
  921. }
  922. /* Backtrack one entry */
  923. priv->rxq.read = i;
  924. iwl_rx_queue_restock(priv);
  925. }
  926. /* call this function to flush any scheduled tasklet */
  927. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  928. {
  929. /* wait to make sure we flush pending tasklet*/
  930. synchronize_irq(priv->pci_dev->irq);
  931. tasklet_kill(&priv->irq_tasklet);
  932. }
  933. static void iwl_error_recovery(struct iwl_priv *priv)
  934. {
  935. unsigned long flags;
  936. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  937. sizeof(priv->staging_rxon));
  938. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  939. iwl_commit_rxon(priv);
  940. iwl_rxon_add_station(priv, priv->bssid, 1);
  941. spin_lock_irqsave(&priv->lock, flags);
  942. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  943. priv->error_recovering = 0;
  944. spin_unlock_irqrestore(&priv->lock, flags);
  945. }
  946. static void iwl_irq_tasklet(struct iwl_priv *priv)
  947. {
  948. u32 inta, handled = 0;
  949. u32 inta_fh;
  950. unsigned long flags;
  951. #ifdef CONFIG_IWLWIFI_DEBUG
  952. u32 inta_mask;
  953. #endif
  954. spin_lock_irqsave(&priv->lock, flags);
  955. /* Ack/clear/reset pending uCode interrupts.
  956. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  957. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  958. inta = iwl_read32(priv, CSR_INT);
  959. iwl_write32(priv, CSR_INT, inta);
  960. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  961. * Any new interrupts that happen after this, either while we're
  962. * in this tasklet, or later, will show up in next ISR/tasklet. */
  963. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  964. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  965. #ifdef CONFIG_IWLWIFI_DEBUG
  966. if (priv->debug_level & IWL_DL_ISR) {
  967. /* just for debug */
  968. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  969. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  970. inta, inta_mask, inta_fh);
  971. }
  972. #endif
  973. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  974. * atomic, make sure that inta covers all the interrupts that
  975. * we've discovered, even if FH interrupt came in just after
  976. * reading CSR_INT. */
  977. if (inta_fh & CSR49_FH_INT_RX_MASK)
  978. inta |= CSR_INT_BIT_FH_RX;
  979. if (inta_fh & CSR49_FH_INT_TX_MASK)
  980. inta |= CSR_INT_BIT_FH_TX;
  981. /* Now service all interrupt bits discovered above. */
  982. if (inta & CSR_INT_BIT_HW_ERR) {
  983. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  984. /* Tell the device to stop sending interrupts */
  985. iwl_disable_interrupts(priv);
  986. iwl_irq_handle_error(priv);
  987. handled |= CSR_INT_BIT_HW_ERR;
  988. spin_unlock_irqrestore(&priv->lock, flags);
  989. return;
  990. }
  991. #ifdef CONFIG_IWLWIFI_DEBUG
  992. if (priv->debug_level & (IWL_DL_ISR)) {
  993. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  994. if (inta & CSR_INT_BIT_SCD)
  995. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  996. "the frame/frames.\n");
  997. /* Alive notification via Rx interrupt will do the real work */
  998. if (inta & CSR_INT_BIT_ALIVE)
  999. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1000. }
  1001. #endif
  1002. /* Safely ignore these bits for debug checks below */
  1003. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1004. /* HW RF KILL switch toggled */
  1005. if (inta & CSR_INT_BIT_RF_KILL) {
  1006. int hw_rf_kill = 0;
  1007. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1008. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1009. hw_rf_kill = 1;
  1010. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  1011. hw_rf_kill ? "disable radio" : "enable radio");
  1012. /* driver only loads ucode once setting the interface up.
  1013. * the driver allows loading the ucode even if the radio
  1014. * is killed. Hence update the killswitch state here. The
  1015. * rfkill handler will care about restarting if needed.
  1016. */
  1017. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1018. if (hw_rf_kill)
  1019. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1020. else
  1021. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1022. queue_work(priv->workqueue, &priv->rf_kill);
  1023. }
  1024. handled |= CSR_INT_BIT_RF_KILL;
  1025. }
  1026. /* Chip got too hot and stopped itself */
  1027. if (inta & CSR_INT_BIT_CT_KILL) {
  1028. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1029. handled |= CSR_INT_BIT_CT_KILL;
  1030. }
  1031. /* Error detected by uCode */
  1032. if (inta & CSR_INT_BIT_SW_ERR) {
  1033. IWL_ERR(priv, "Microcode SW error detected. "
  1034. " Restarting 0x%X.\n", inta);
  1035. iwl_irq_handle_error(priv);
  1036. handled |= CSR_INT_BIT_SW_ERR;
  1037. }
  1038. /* uCode wakes up after power-down sleep */
  1039. if (inta & CSR_INT_BIT_WAKEUP) {
  1040. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1041. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1042. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1043. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1044. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1045. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1046. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1047. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1048. handled |= CSR_INT_BIT_WAKEUP;
  1049. }
  1050. /* All uCode command responses, including Tx command responses,
  1051. * Rx "responses" (frame-received notification), and other
  1052. * notifications from uCode come through here*/
  1053. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1054. iwl_rx_handle(priv);
  1055. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1056. }
  1057. if (inta & CSR_INT_BIT_FH_TX) {
  1058. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1059. handled |= CSR_INT_BIT_FH_TX;
  1060. /* FH finished to write, send event */
  1061. priv->ucode_write_complete = 1;
  1062. wake_up_interruptible(&priv->wait_command_queue);
  1063. }
  1064. if (inta & ~handled)
  1065. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1066. if (inta & ~CSR_INI_SET_MASK) {
  1067. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1068. inta & ~CSR_INI_SET_MASK);
  1069. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1070. }
  1071. /* Re-enable all interrupts */
  1072. /* only Re-enable if diabled by irq */
  1073. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1074. iwl_enable_interrupts(priv);
  1075. #ifdef CONFIG_IWLWIFI_DEBUG
  1076. if (priv->debug_level & (IWL_DL_ISR)) {
  1077. inta = iwl_read32(priv, CSR_INT);
  1078. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1079. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1080. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1081. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1082. }
  1083. #endif
  1084. spin_unlock_irqrestore(&priv->lock, flags);
  1085. }
  1086. static irqreturn_t iwl_isr(int irq, void *data)
  1087. {
  1088. struct iwl_priv *priv = data;
  1089. u32 inta, inta_mask;
  1090. u32 inta_fh;
  1091. if (!priv)
  1092. return IRQ_NONE;
  1093. spin_lock(&priv->lock);
  1094. /* Disable (but don't clear!) interrupts here to avoid
  1095. * back-to-back ISRs and sporadic interrupts from our NIC.
  1096. * If we have something to service, the tasklet will re-enable ints.
  1097. * If we *don't* have something, we'll re-enable before leaving here. */
  1098. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1099. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1100. /* Discover which interrupts are active/pending */
  1101. inta = iwl_read32(priv, CSR_INT);
  1102. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1103. /* Ignore interrupt if there's nothing in NIC to service.
  1104. * This may be due to IRQ shared with another device,
  1105. * or due to sporadic interrupts thrown from our NIC. */
  1106. if (!inta && !inta_fh) {
  1107. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0, inta_fh == 0\n");
  1108. goto none;
  1109. }
  1110. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1111. /* Hardware disappeared. It might have already raised
  1112. * an interrupt */
  1113. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1114. goto unplugged;
  1115. }
  1116. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1117. inta, inta_mask, inta_fh);
  1118. inta &= ~CSR_INT_BIT_SCD;
  1119. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1120. if (likely(inta || inta_fh))
  1121. tasklet_schedule(&priv->irq_tasklet);
  1122. unplugged:
  1123. spin_unlock(&priv->lock);
  1124. return IRQ_HANDLED;
  1125. none:
  1126. /* re-enable interrupts here since we don't have anything to service. */
  1127. /* only Re-enable if diabled by irq */
  1128. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1129. iwl_enable_interrupts(priv);
  1130. spin_unlock(&priv->lock);
  1131. return IRQ_NONE;
  1132. }
  1133. /******************************************************************************
  1134. *
  1135. * uCode download functions
  1136. *
  1137. ******************************************************************************/
  1138. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1139. {
  1140. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1141. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1142. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1143. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1144. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1145. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1146. }
  1147. static void iwl_nic_start(struct iwl_priv *priv)
  1148. {
  1149. /* Remove all resets to allow NIC to operate */
  1150. iwl_write32(priv, CSR_RESET, 0);
  1151. }
  1152. /**
  1153. * iwl_read_ucode - Read uCode images from disk file.
  1154. *
  1155. * Copy into buffers for card to fetch via bus-mastering
  1156. */
  1157. static int iwl_read_ucode(struct iwl_priv *priv)
  1158. {
  1159. struct iwl_ucode *ucode;
  1160. int ret = -EINVAL, index;
  1161. const struct firmware *ucode_raw;
  1162. const char *name_pre = priv->cfg->fw_name_pre;
  1163. const unsigned int api_max = priv->cfg->ucode_api_max;
  1164. const unsigned int api_min = priv->cfg->ucode_api_min;
  1165. char buf[25];
  1166. u8 *src;
  1167. size_t len;
  1168. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1169. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1170. * request_firmware() is synchronous, file is in memory on return. */
  1171. for (index = api_max; index >= api_min; index--) {
  1172. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  1173. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1174. if (ret < 0) {
  1175. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1176. buf, ret);
  1177. if (ret == -ENOENT)
  1178. continue;
  1179. else
  1180. goto error;
  1181. } else {
  1182. if (index < api_max)
  1183. IWL_ERR(priv, "Loaded firmware %s, "
  1184. "which is deprecated. "
  1185. "Please use API v%u instead.\n",
  1186. buf, api_max);
  1187. IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
  1188. buf, ucode_raw->size);
  1189. break;
  1190. }
  1191. }
  1192. if (ret < 0)
  1193. goto error;
  1194. /* Make sure that we got at least our header! */
  1195. if (ucode_raw->size < sizeof(*ucode)) {
  1196. IWL_ERR(priv, "File size way too small!\n");
  1197. ret = -EINVAL;
  1198. goto err_release;
  1199. }
  1200. /* Data from ucode file: header followed by uCode images */
  1201. ucode = (void *)ucode_raw->data;
  1202. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1203. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1204. inst_size = le32_to_cpu(ucode->inst_size);
  1205. data_size = le32_to_cpu(ucode->data_size);
  1206. init_size = le32_to_cpu(ucode->init_size);
  1207. init_data_size = le32_to_cpu(ucode->init_data_size);
  1208. boot_size = le32_to_cpu(ucode->boot_size);
  1209. /* api_ver should match the api version forming part of the
  1210. * firmware filename ... but we don't check for that and only rely
  1211. * on the API version read from firware header from here on forward */
  1212. if (api_ver < api_min || api_ver > api_max) {
  1213. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1214. "Driver supports v%u, firmware is v%u.\n",
  1215. api_max, api_ver);
  1216. priv->ucode_ver = 0;
  1217. ret = -EINVAL;
  1218. goto err_release;
  1219. }
  1220. if (api_ver != api_max)
  1221. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1222. "got v%u. New firmware can be obtained "
  1223. "from http://www.intellinuxwireless.org.\n",
  1224. api_max, api_ver);
  1225. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1226. IWL_UCODE_MAJOR(priv->ucode_ver),
  1227. IWL_UCODE_MINOR(priv->ucode_ver),
  1228. IWL_UCODE_API(priv->ucode_ver),
  1229. IWL_UCODE_SERIAL(priv->ucode_ver));
  1230. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1231. priv->ucode_ver);
  1232. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1233. inst_size);
  1234. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1235. data_size);
  1236. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1237. init_size);
  1238. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1239. init_data_size);
  1240. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1241. boot_size);
  1242. /* Verify size of file vs. image size info in file's header */
  1243. if (ucode_raw->size < sizeof(*ucode) +
  1244. inst_size + data_size + init_size +
  1245. init_data_size + boot_size) {
  1246. IWL_DEBUG_INFO(priv, "uCode file size %d too small\n",
  1247. (int)ucode_raw->size);
  1248. ret = -EINVAL;
  1249. goto err_release;
  1250. }
  1251. /* Verify that uCode images will fit in card's SRAM */
  1252. if (inst_size > priv->hw_params.max_inst_size) {
  1253. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1254. inst_size);
  1255. ret = -EINVAL;
  1256. goto err_release;
  1257. }
  1258. if (data_size > priv->hw_params.max_data_size) {
  1259. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1260. data_size);
  1261. ret = -EINVAL;
  1262. goto err_release;
  1263. }
  1264. if (init_size > priv->hw_params.max_inst_size) {
  1265. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1266. init_size);
  1267. ret = -EINVAL;
  1268. goto err_release;
  1269. }
  1270. if (init_data_size > priv->hw_params.max_data_size) {
  1271. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1272. init_data_size);
  1273. ret = -EINVAL;
  1274. goto err_release;
  1275. }
  1276. if (boot_size > priv->hw_params.max_bsm_size) {
  1277. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1278. boot_size);
  1279. ret = -EINVAL;
  1280. goto err_release;
  1281. }
  1282. /* Allocate ucode buffers for card's bus-master loading ... */
  1283. /* Runtime instructions and 2 copies of data:
  1284. * 1) unmodified from disk
  1285. * 2) backup cache for save/restore during power-downs */
  1286. priv->ucode_code.len = inst_size;
  1287. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1288. priv->ucode_data.len = data_size;
  1289. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1290. priv->ucode_data_backup.len = data_size;
  1291. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1292. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1293. !priv->ucode_data_backup.v_addr)
  1294. goto err_pci_alloc;
  1295. /* Initialization instructions and data */
  1296. if (init_size && init_data_size) {
  1297. priv->ucode_init.len = init_size;
  1298. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1299. priv->ucode_init_data.len = init_data_size;
  1300. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1301. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1302. goto err_pci_alloc;
  1303. }
  1304. /* Bootstrap (instructions only, no data) */
  1305. if (boot_size) {
  1306. priv->ucode_boot.len = boot_size;
  1307. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1308. if (!priv->ucode_boot.v_addr)
  1309. goto err_pci_alloc;
  1310. }
  1311. /* Copy images into buffers for card's bus-master reads ... */
  1312. /* Runtime instructions (first block of data in file) */
  1313. src = &ucode->data[0];
  1314. len = priv->ucode_code.len;
  1315. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1316. memcpy(priv->ucode_code.v_addr, src, len);
  1317. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1318. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1319. /* Runtime data (2nd block)
  1320. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1321. src = &ucode->data[inst_size];
  1322. len = priv->ucode_data.len;
  1323. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1324. memcpy(priv->ucode_data.v_addr, src, len);
  1325. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1326. /* Initialization instructions (3rd block) */
  1327. if (init_size) {
  1328. src = &ucode->data[inst_size + data_size];
  1329. len = priv->ucode_init.len;
  1330. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1331. len);
  1332. memcpy(priv->ucode_init.v_addr, src, len);
  1333. }
  1334. /* Initialization data (4th block) */
  1335. if (init_data_size) {
  1336. src = &ucode->data[inst_size + data_size + init_size];
  1337. len = priv->ucode_init_data.len;
  1338. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1339. len);
  1340. memcpy(priv->ucode_init_data.v_addr, src, len);
  1341. }
  1342. /* Bootstrap instructions (5th block) */
  1343. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1344. len = priv->ucode_boot.len;
  1345. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1346. memcpy(priv->ucode_boot.v_addr, src, len);
  1347. /* We have our copies now, allow OS release its copies */
  1348. release_firmware(ucode_raw);
  1349. return 0;
  1350. err_pci_alloc:
  1351. IWL_ERR(priv, "failed to allocate pci memory\n");
  1352. ret = -ENOMEM;
  1353. iwl_dealloc_ucode_pci(priv);
  1354. err_release:
  1355. release_firmware(ucode_raw);
  1356. error:
  1357. return ret;
  1358. }
  1359. /* temporary */
  1360. static int iwl_mac_beacon_update(struct ieee80211_hw *hw,
  1361. struct sk_buff *skb);
  1362. /**
  1363. * iwl_alive_start - called after REPLY_ALIVE notification received
  1364. * from protocol/runtime uCode (initialization uCode's
  1365. * Alive gets handled by iwl_init_alive_start()).
  1366. */
  1367. static void iwl_alive_start(struct iwl_priv *priv)
  1368. {
  1369. int ret = 0;
  1370. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1371. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1372. /* We had an error bringing up the hardware, so take it
  1373. * all the way back down so we can try again */
  1374. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1375. goto restart;
  1376. }
  1377. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1378. * This is a paranoid check, because we would not have gotten the
  1379. * "runtime" alive if code weren't properly loaded. */
  1380. if (iwl_verify_ucode(priv)) {
  1381. /* Runtime instruction load was bad;
  1382. * take it all the way back down so we can try again */
  1383. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1384. goto restart;
  1385. }
  1386. iwl_clear_stations_table(priv);
  1387. ret = priv->cfg->ops->lib->alive_notify(priv);
  1388. if (ret) {
  1389. IWL_WARN(priv,
  1390. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1391. goto restart;
  1392. }
  1393. /* After the ALIVE response, we can send host commands to the uCode */
  1394. set_bit(STATUS_ALIVE, &priv->status);
  1395. if (iwl_is_rfkill(priv))
  1396. return;
  1397. ieee80211_wake_queues(priv->hw);
  1398. priv->active_rate = priv->rates_mask;
  1399. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1400. if (iwl_is_associated(priv)) {
  1401. struct iwl_rxon_cmd *active_rxon =
  1402. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1403. memcpy(&priv->staging_rxon, &priv->active_rxon,
  1404. sizeof(priv->staging_rxon));
  1405. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1406. } else {
  1407. /* Initialize our rx_config data */
  1408. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1409. iwl_set_rxon_chain(priv);
  1410. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1411. }
  1412. /* Configure Bluetooth device coexistence support */
  1413. iwl_send_bt_config(priv);
  1414. iwl_reset_run_time_calib(priv);
  1415. /* Configure the adapter for unassociated operation */
  1416. iwl_commit_rxon(priv);
  1417. /* At this point, the NIC is initialized and operational */
  1418. iwl_rf_kill_ct_config(priv);
  1419. iwl_leds_register(priv);
  1420. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1421. set_bit(STATUS_READY, &priv->status);
  1422. wake_up_interruptible(&priv->wait_command_queue);
  1423. if (priv->error_recovering)
  1424. iwl_error_recovery(priv);
  1425. iwl_power_update_mode(priv, 1);
  1426. /* reassociate for ADHOC mode */
  1427. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1428. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1429. priv->vif);
  1430. if (beacon)
  1431. iwl_mac_beacon_update(priv->hw, beacon);
  1432. }
  1433. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1434. iwl_set_mode(priv, priv->iw_mode);
  1435. return;
  1436. restart:
  1437. queue_work(priv->workqueue, &priv->restart);
  1438. }
  1439. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1440. static void __iwl_down(struct iwl_priv *priv)
  1441. {
  1442. unsigned long flags;
  1443. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1444. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1445. if (!exit_pending)
  1446. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1447. iwl_leds_unregister(priv);
  1448. iwl_clear_stations_table(priv);
  1449. /* Unblock any waiting calls */
  1450. wake_up_interruptible_all(&priv->wait_command_queue);
  1451. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1452. * exiting the module */
  1453. if (!exit_pending)
  1454. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1455. /* stop and reset the on-board processor */
  1456. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1457. /* tell the device to stop sending interrupts */
  1458. spin_lock_irqsave(&priv->lock, flags);
  1459. iwl_disable_interrupts(priv);
  1460. spin_unlock_irqrestore(&priv->lock, flags);
  1461. iwl_synchronize_irq(priv);
  1462. if (priv->mac80211_registered)
  1463. ieee80211_stop_queues(priv->hw);
  1464. /* If we have not previously called iwl_init() then
  1465. * clear all bits but the RF Kill and SUSPEND bits and return */
  1466. if (!iwl_is_init(priv)) {
  1467. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1468. STATUS_RF_KILL_HW |
  1469. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1470. STATUS_RF_KILL_SW |
  1471. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1472. STATUS_GEO_CONFIGURED |
  1473. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1474. STATUS_IN_SUSPEND |
  1475. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1476. STATUS_EXIT_PENDING;
  1477. goto exit;
  1478. }
  1479. /* ...otherwise clear out all the status bits but the RF Kill and
  1480. * SUSPEND bits and continue taking the NIC down. */
  1481. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1482. STATUS_RF_KILL_HW |
  1483. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1484. STATUS_RF_KILL_SW |
  1485. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1486. STATUS_GEO_CONFIGURED |
  1487. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1488. STATUS_IN_SUSPEND |
  1489. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1490. STATUS_FW_ERROR |
  1491. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1492. STATUS_EXIT_PENDING;
  1493. spin_lock_irqsave(&priv->lock, flags);
  1494. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1495. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1496. spin_unlock_irqrestore(&priv->lock, flags);
  1497. iwl_txq_ctx_stop(priv);
  1498. iwl_rxq_stop(priv);
  1499. spin_lock_irqsave(&priv->lock, flags);
  1500. if (!iwl_grab_nic_access(priv)) {
  1501. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1502. APMG_CLK_VAL_DMA_CLK_RQT);
  1503. iwl_release_nic_access(priv);
  1504. }
  1505. spin_unlock_irqrestore(&priv->lock, flags);
  1506. udelay(5);
  1507. /* FIXME: apm_ops.suspend(priv) */
  1508. if (exit_pending || test_bit(STATUS_IN_SUSPEND, &priv->status))
  1509. priv->cfg->ops->lib->apm_ops.stop(priv);
  1510. else
  1511. priv->cfg->ops->lib->apm_ops.reset(priv);
  1512. exit:
  1513. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1514. if (priv->ibss_beacon)
  1515. dev_kfree_skb(priv->ibss_beacon);
  1516. priv->ibss_beacon = NULL;
  1517. /* clear out any free frames */
  1518. iwl_clear_free_frames(priv);
  1519. }
  1520. static void iwl_down(struct iwl_priv *priv)
  1521. {
  1522. mutex_lock(&priv->mutex);
  1523. __iwl_down(priv);
  1524. mutex_unlock(&priv->mutex);
  1525. iwl_cancel_deferred_work(priv);
  1526. }
  1527. #define MAX_HW_RESTARTS 5
  1528. static int __iwl_up(struct iwl_priv *priv)
  1529. {
  1530. int i;
  1531. int ret;
  1532. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1533. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1534. return -EIO;
  1535. }
  1536. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1537. IWL_ERR(priv, "ucode not available for device bringup\n");
  1538. return -EIO;
  1539. }
  1540. /* If platform's RF_KILL switch is NOT set to KILL */
  1541. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1542. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1543. else
  1544. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1545. if (iwl_is_rfkill(priv)) {
  1546. iwl_enable_interrupts(priv);
  1547. IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
  1548. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1549. return 0;
  1550. }
  1551. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1552. ret = iwl_hw_nic_init(priv);
  1553. if (ret) {
  1554. IWL_ERR(priv, "Unable to init nic\n");
  1555. return ret;
  1556. }
  1557. /* make sure rfkill handshake bits are cleared */
  1558. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1559. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1560. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1561. /* clear (again), then enable host interrupts */
  1562. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1563. iwl_enable_interrupts(priv);
  1564. /* really make sure rfkill handshake bits are cleared */
  1565. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1566. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1567. /* Copy original ucode data image from disk into backup cache.
  1568. * This will be used to initialize the on-board processor's
  1569. * data SRAM for a clean start when the runtime program first loads. */
  1570. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1571. priv->ucode_data.len);
  1572. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1573. iwl_clear_stations_table(priv);
  1574. /* load bootstrap state machine,
  1575. * load bootstrap program into processor's memory,
  1576. * prepare to load the "initialize" uCode */
  1577. ret = priv->cfg->ops->lib->load_ucode(priv);
  1578. if (ret) {
  1579. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1580. ret);
  1581. continue;
  1582. }
  1583. /* Clear out the uCode error bit if it is set */
  1584. clear_bit(STATUS_FW_ERROR, &priv->status);
  1585. /* start card; "initialize" will load runtime ucode */
  1586. iwl_nic_start(priv);
  1587. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  1588. return 0;
  1589. }
  1590. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1591. __iwl_down(priv);
  1592. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1593. /* tried to restart and config the device for as long as our
  1594. * patience could withstand */
  1595. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1596. return -EIO;
  1597. }
  1598. /*****************************************************************************
  1599. *
  1600. * Workqueue callbacks
  1601. *
  1602. *****************************************************************************/
  1603. static void iwl_bg_init_alive_start(struct work_struct *data)
  1604. {
  1605. struct iwl_priv *priv =
  1606. container_of(data, struct iwl_priv, init_alive_start.work);
  1607. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1608. return;
  1609. mutex_lock(&priv->mutex);
  1610. priv->cfg->ops->lib->init_alive_start(priv);
  1611. mutex_unlock(&priv->mutex);
  1612. }
  1613. static void iwl_bg_alive_start(struct work_struct *data)
  1614. {
  1615. struct iwl_priv *priv =
  1616. container_of(data, struct iwl_priv, alive_start.work);
  1617. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1618. return;
  1619. mutex_lock(&priv->mutex);
  1620. iwl_alive_start(priv);
  1621. mutex_unlock(&priv->mutex);
  1622. }
  1623. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1624. {
  1625. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1626. run_time_calib_work);
  1627. mutex_lock(&priv->mutex);
  1628. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1629. test_bit(STATUS_SCANNING, &priv->status)) {
  1630. mutex_unlock(&priv->mutex);
  1631. return;
  1632. }
  1633. if (priv->start_calib) {
  1634. iwl_chain_noise_calibration(priv, &priv->statistics);
  1635. iwl_sensitivity_calibration(priv, &priv->statistics);
  1636. }
  1637. mutex_unlock(&priv->mutex);
  1638. return;
  1639. }
  1640. static void iwl_bg_up(struct work_struct *data)
  1641. {
  1642. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1643. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1644. return;
  1645. mutex_lock(&priv->mutex);
  1646. __iwl_up(priv);
  1647. mutex_unlock(&priv->mutex);
  1648. iwl_rfkill_set_hw_state(priv);
  1649. }
  1650. static void iwl_bg_restart(struct work_struct *data)
  1651. {
  1652. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1653. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1654. return;
  1655. iwl_down(priv);
  1656. queue_work(priv->workqueue, &priv->up);
  1657. }
  1658. static void iwl_bg_rx_replenish(struct work_struct *data)
  1659. {
  1660. struct iwl_priv *priv =
  1661. container_of(data, struct iwl_priv, rx_replenish);
  1662. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1663. return;
  1664. mutex_lock(&priv->mutex);
  1665. iwl_rx_replenish(priv);
  1666. mutex_unlock(&priv->mutex);
  1667. }
  1668. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1669. static void iwl_post_associate(struct iwl_priv *priv)
  1670. {
  1671. struct ieee80211_conf *conf = NULL;
  1672. int ret = 0;
  1673. unsigned long flags;
  1674. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1675. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1676. return;
  1677. }
  1678. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  1679. priv->assoc_id, priv->active_rxon.bssid_addr);
  1680. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1681. return;
  1682. if (!priv->vif || !priv->is_open)
  1683. return;
  1684. iwl_power_cancel_timeout(priv);
  1685. iwl_scan_cancel_timeout(priv, 200);
  1686. conf = ieee80211_get_hw_conf(priv->hw);
  1687. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1688. iwl_commit_rxon(priv);
  1689. iwl_setup_rxon_timing(priv);
  1690. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1691. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1692. if (ret)
  1693. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1694. "Attempting to continue.\n");
  1695. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1696. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1697. iwl_set_rxon_chain(priv);
  1698. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1699. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  1700. priv->assoc_id, priv->beacon_int);
  1701. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1702. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1703. else
  1704. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1705. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1706. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1707. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1708. else
  1709. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1710. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1711. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1712. }
  1713. iwl_commit_rxon(priv);
  1714. switch (priv->iw_mode) {
  1715. case NL80211_IFTYPE_STATION:
  1716. break;
  1717. case NL80211_IFTYPE_ADHOC:
  1718. /* assume default assoc id */
  1719. priv->assoc_id = 1;
  1720. iwl_rxon_add_station(priv, priv->bssid, 0);
  1721. iwl_send_beacon_cmd(priv);
  1722. break;
  1723. default:
  1724. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1725. __func__, priv->iw_mode);
  1726. break;
  1727. }
  1728. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1729. priv->assoc_station_added = 1;
  1730. spin_lock_irqsave(&priv->lock, flags);
  1731. iwl_activate_qos(priv, 0);
  1732. spin_unlock_irqrestore(&priv->lock, flags);
  1733. /* the chain noise calibration will enabled PM upon completion
  1734. * If chain noise has already been run, then we need to enable
  1735. * power management here */
  1736. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1737. iwl_power_enable_management(priv);
  1738. /* Enable Rx differential gain and sensitivity calibrations */
  1739. iwl_chain_noise_reset(priv);
  1740. priv->start_calib = 1;
  1741. }
  1742. /*****************************************************************************
  1743. *
  1744. * mac80211 entry point functions
  1745. *
  1746. *****************************************************************************/
  1747. #define UCODE_READY_TIMEOUT (4 * HZ)
  1748. static int iwl_mac_start(struct ieee80211_hw *hw)
  1749. {
  1750. struct iwl_priv *priv = hw->priv;
  1751. int ret;
  1752. IWL_DEBUG_MAC80211(priv, "enter\n");
  1753. /* we should be verifying the device is ready to be opened */
  1754. mutex_lock(&priv->mutex);
  1755. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  1756. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1757. * ucode filename and max sizes are card-specific. */
  1758. if (!priv->ucode_code.len) {
  1759. ret = iwl_read_ucode(priv);
  1760. if (ret) {
  1761. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  1762. mutex_unlock(&priv->mutex);
  1763. return ret;
  1764. }
  1765. }
  1766. ret = __iwl_up(priv);
  1767. mutex_unlock(&priv->mutex);
  1768. iwl_rfkill_set_hw_state(priv);
  1769. if (ret)
  1770. return ret;
  1771. if (iwl_is_rfkill(priv))
  1772. goto out;
  1773. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  1774. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  1775. return 0;
  1776. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  1777. * mac80211 will not be run successfully. */
  1778. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  1779. test_bit(STATUS_READY, &priv->status),
  1780. UCODE_READY_TIMEOUT);
  1781. if (!ret) {
  1782. if (!test_bit(STATUS_READY, &priv->status)) {
  1783. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  1784. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  1785. return -ETIMEDOUT;
  1786. }
  1787. }
  1788. out:
  1789. priv->is_open = 1;
  1790. IWL_DEBUG_MAC80211(priv, "leave\n");
  1791. return 0;
  1792. }
  1793. static void iwl_mac_stop(struct ieee80211_hw *hw)
  1794. {
  1795. struct iwl_priv *priv = hw->priv;
  1796. IWL_DEBUG_MAC80211(priv, "enter\n");
  1797. if (!priv->is_open) {
  1798. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  1799. return;
  1800. }
  1801. priv->is_open = 0;
  1802. if (iwl_is_ready_rf(priv)) {
  1803. /* stop mac, cancel any scan request and clear
  1804. * RXON_FILTER_ASSOC_MSK BIT
  1805. */
  1806. mutex_lock(&priv->mutex);
  1807. iwl_scan_cancel_timeout(priv, 100);
  1808. mutex_unlock(&priv->mutex);
  1809. }
  1810. iwl_down(priv);
  1811. flush_workqueue(priv->workqueue);
  1812. /* enable interrupts again in order to receive rfkill changes */
  1813. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1814. iwl_enable_interrupts(priv);
  1815. IWL_DEBUG_MAC80211(priv, "leave\n");
  1816. }
  1817. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1818. {
  1819. struct iwl_priv *priv = hw->priv;
  1820. IWL_DEBUG_MACDUMP(priv, "enter\n");
  1821. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  1822. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  1823. if (iwl_tx_skb(priv, skb))
  1824. dev_kfree_skb_any(skb);
  1825. IWL_DEBUG_MACDUMP(priv, "leave\n");
  1826. return NETDEV_TX_OK;
  1827. }
  1828. static int iwl_mac_add_interface(struct ieee80211_hw *hw,
  1829. struct ieee80211_if_init_conf *conf)
  1830. {
  1831. struct iwl_priv *priv = hw->priv;
  1832. unsigned long flags;
  1833. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", conf->type);
  1834. if (priv->vif) {
  1835. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  1836. return -EOPNOTSUPP;
  1837. }
  1838. spin_lock_irqsave(&priv->lock, flags);
  1839. priv->vif = conf->vif;
  1840. priv->iw_mode = conf->type;
  1841. spin_unlock_irqrestore(&priv->lock, flags);
  1842. mutex_lock(&priv->mutex);
  1843. if (conf->mac_addr) {
  1844. IWL_DEBUG_MAC80211(priv, "Set %pM\n", conf->mac_addr);
  1845. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  1846. }
  1847. if (iwl_set_mode(priv, conf->type) == -EAGAIN)
  1848. /* we are not ready, will run again when ready */
  1849. set_bit(STATUS_MODE_PENDING, &priv->status);
  1850. mutex_unlock(&priv->mutex);
  1851. IWL_DEBUG_MAC80211(priv, "leave\n");
  1852. return 0;
  1853. }
  1854. /**
  1855. * iwl_mac_config - mac80211 config callback
  1856. *
  1857. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  1858. * be set inappropriately and the driver currently sets the hardware up to
  1859. * use it whenever needed.
  1860. */
  1861. static int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  1862. {
  1863. struct iwl_priv *priv = hw->priv;
  1864. const struct iwl_channel_info *ch_info;
  1865. struct ieee80211_conf *conf = &hw->conf;
  1866. unsigned long flags;
  1867. int ret = 0;
  1868. u16 channel;
  1869. mutex_lock(&priv->mutex);
  1870. IWL_DEBUG_MAC80211(priv, "enter to channel %d\n", conf->channel->hw_value);
  1871. priv->current_ht_config.is_ht = conf_is_ht(conf);
  1872. if (conf->radio_enabled && iwl_radio_kill_sw_enable_radio(priv)) {
  1873. IWL_DEBUG_MAC80211(priv, "leave - RF-KILL - waiting for uCode\n");
  1874. goto out;
  1875. }
  1876. if (!conf->radio_enabled)
  1877. iwl_radio_kill_sw_disable_radio(priv);
  1878. if (!iwl_is_ready(priv)) {
  1879. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  1880. ret = -EIO;
  1881. goto out;
  1882. }
  1883. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  1884. test_bit(STATUS_SCANNING, &priv->status))) {
  1885. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  1886. mutex_unlock(&priv->mutex);
  1887. return 0;
  1888. }
  1889. channel = ieee80211_frequency_to_channel(conf->channel->center_freq);
  1890. ch_info = iwl_get_channel_info(priv, conf->channel->band, channel);
  1891. if (!is_channel_valid(ch_info)) {
  1892. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  1893. ret = -EINVAL;
  1894. goto out;
  1895. }
  1896. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1897. !is_channel_ibss(ch_info)) {
  1898. IWL_ERR(priv, "channel %d in band %d not IBSS channel\n",
  1899. conf->channel->hw_value, conf->channel->band);
  1900. ret = -EINVAL;
  1901. goto out;
  1902. }
  1903. spin_lock_irqsave(&priv->lock, flags);
  1904. /* if we are switching from ht to 2.4 clear flags
  1905. * from any ht related info since 2.4 does not
  1906. * support ht */
  1907. if ((le16_to_cpu(priv->staging_rxon.channel) != channel)
  1908. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  1909. && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH)
  1910. #endif
  1911. )
  1912. priv->staging_rxon.flags = 0;
  1913. iwl_set_rxon_channel(priv, conf->channel);
  1914. iwl_set_flags_for_band(priv, conf->channel->band);
  1915. /* The list of supported rates and rate mask can be different
  1916. * for each band; since the band may have changed, reset
  1917. * the rate mask to what mac80211 lists */
  1918. iwl_set_rate(priv);
  1919. spin_unlock_irqrestore(&priv->lock, flags);
  1920. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  1921. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  1922. iwl_hw_channel_switch(priv, conf->channel);
  1923. goto out;
  1924. }
  1925. #endif
  1926. if (!conf->radio_enabled) {
  1927. IWL_DEBUG_MAC80211(priv, "leave - radio disabled\n");
  1928. goto out;
  1929. }
  1930. if (iwl_is_rfkill(priv)) {
  1931. IWL_DEBUG_MAC80211(priv, "leave - RF kill\n");
  1932. ret = -EIO;
  1933. goto out;
  1934. }
  1935. if (conf->flags & IEEE80211_CONF_PS)
  1936. ret = iwl_power_set_user_mode(priv, IWL_POWER_INDEX_3);
  1937. else
  1938. ret = iwl_power_set_user_mode(priv, IWL_POWER_MODE_CAM);
  1939. if (ret)
  1940. IWL_DEBUG_MAC80211(priv, "Error setting power level\n");
  1941. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  1942. priv->tx_power_user_lmt, conf->power_level);
  1943. iwl_set_tx_power(priv, conf->power_level, false);
  1944. iwl_set_rate(priv);
  1945. /* call to ensure that 4965 rx_chain is set properly in monitor mode */
  1946. iwl_set_rxon_chain(priv);
  1947. if (memcmp(&priv->active_rxon,
  1948. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  1949. iwl_commit_rxon(priv);
  1950. else
  1951. IWL_DEBUG_INFO(priv, "No re-sending same RXON configuration.\n");
  1952. IWL_DEBUG_MAC80211(priv, "leave\n");
  1953. out:
  1954. mutex_unlock(&priv->mutex);
  1955. return ret;
  1956. }
  1957. static void iwl_config_ap(struct iwl_priv *priv)
  1958. {
  1959. int ret = 0;
  1960. unsigned long flags;
  1961. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1962. return;
  1963. /* The following should be done only at AP bring up */
  1964. if (!iwl_is_associated(priv)) {
  1965. /* RXON - unassoc (to set timing command) */
  1966. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1967. iwl_commit_rxon(priv);
  1968. /* RXON Timing */
  1969. iwl_setup_rxon_timing(priv);
  1970. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1971. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1972. if (ret)
  1973. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1974. "Attempting to continue.\n");
  1975. iwl_set_rxon_chain(priv);
  1976. /* FIXME: what should be the assoc_id for AP? */
  1977. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1978. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1979. priv->staging_rxon.flags |=
  1980. RXON_FLG_SHORT_PREAMBLE_MSK;
  1981. else
  1982. priv->staging_rxon.flags &=
  1983. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1984. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1985. if (priv->assoc_capability &
  1986. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1987. priv->staging_rxon.flags |=
  1988. RXON_FLG_SHORT_SLOT_MSK;
  1989. else
  1990. priv->staging_rxon.flags &=
  1991. ~RXON_FLG_SHORT_SLOT_MSK;
  1992. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1993. priv->staging_rxon.flags &=
  1994. ~RXON_FLG_SHORT_SLOT_MSK;
  1995. }
  1996. /* restore RXON assoc */
  1997. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1998. iwl_commit_rxon(priv);
  1999. spin_lock_irqsave(&priv->lock, flags);
  2000. iwl_activate_qos(priv, 1);
  2001. spin_unlock_irqrestore(&priv->lock, flags);
  2002. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  2003. }
  2004. iwl_send_beacon_cmd(priv);
  2005. /* FIXME - we need to add code here to detect a totally new
  2006. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2007. * clear sta table, add BCAST sta... */
  2008. }
  2009. static int iwl_mac_config_interface(struct ieee80211_hw *hw,
  2010. struct ieee80211_vif *vif,
  2011. struct ieee80211_if_conf *conf)
  2012. {
  2013. struct iwl_priv *priv = hw->priv;
  2014. int rc;
  2015. if (conf == NULL)
  2016. return -EIO;
  2017. if (priv->vif != vif) {
  2018. IWL_DEBUG_MAC80211(priv, "leave - priv->vif != vif\n");
  2019. return 0;
  2020. }
  2021. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2022. conf->changed & IEEE80211_IFCC_BEACON) {
  2023. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  2024. if (!beacon)
  2025. return -ENOMEM;
  2026. mutex_lock(&priv->mutex);
  2027. rc = iwl_mac_beacon_update(hw, beacon);
  2028. mutex_unlock(&priv->mutex);
  2029. if (rc)
  2030. return rc;
  2031. }
  2032. if (!iwl_is_alive(priv))
  2033. return -EAGAIN;
  2034. mutex_lock(&priv->mutex);
  2035. if (conf->bssid)
  2036. IWL_DEBUG_MAC80211(priv, "bssid: %pM\n", conf->bssid);
  2037. /*
  2038. * very dubious code was here; the probe filtering flag is never set:
  2039. *
  2040. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  2041. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  2042. */
  2043. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2044. if (!conf->bssid) {
  2045. conf->bssid = priv->mac_addr;
  2046. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  2047. IWL_DEBUG_MAC80211(priv, "bssid was set to: %pM\n",
  2048. conf->bssid);
  2049. }
  2050. if (priv->ibss_beacon)
  2051. dev_kfree_skb(priv->ibss_beacon);
  2052. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  2053. }
  2054. if (iwl_is_rfkill(priv))
  2055. goto done;
  2056. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  2057. !is_multicast_ether_addr(conf->bssid)) {
  2058. /* If there is currently a HW scan going on in the background
  2059. * then we need to cancel it else the RXON below will fail. */
  2060. if (iwl_scan_cancel_timeout(priv, 100)) {
  2061. IWL_WARN(priv, "Aborted scan still in progress "
  2062. "after 100ms\n");
  2063. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  2064. mutex_unlock(&priv->mutex);
  2065. return -EAGAIN;
  2066. }
  2067. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  2068. /* TODO: Audit driver for usage of these members and see
  2069. * if mac80211 deprecates them (priv->bssid looks like it
  2070. * shouldn't be there, but I haven't scanned the IBSS code
  2071. * to verify) - jpk */
  2072. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  2073. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2074. iwl_config_ap(priv);
  2075. else {
  2076. rc = iwl_commit_rxon(priv);
  2077. if ((priv->iw_mode == NL80211_IFTYPE_STATION) && rc)
  2078. iwl_rxon_add_station(
  2079. priv, priv->active_rxon.bssid_addr, 1);
  2080. }
  2081. } else {
  2082. iwl_scan_cancel_timeout(priv, 100);
  2083. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2084. iwl_commit_rxon(priv);
  2085. }
  2086. done:
  2087. IWL_DEBUG_MAC80211(priv, "leave\n");
  2088. mutex_unlock(&priv->mutex);
  2089. return 0;
  2090. }
  2091. static void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  2092. struct ieee80211_if_init_conf *conf)
  2093. {
  2094. struct iwl_priv *priv = hw->priv;
  2095. IWL_DEBUG_MAC80211(priv, "enter\n");
  2096. mutex_lock(&priv->mutex);
  2097. if (iwl_is_ready_rf(priv)) {
  2098. iwl_scan_cancel_timeout(priv, 100);
  2099. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2100. iwl_commit_rxon(priv);
  2101. }
  2102. if (priv->vif == conf->vif) {
  2103. priv->vif = NULL;
  2104. memset(priv->bssid, 0, ETH_ALEN);
  2105. }
  2106. mutex_unlock(&priv->mutex);
  2107. IWL_DEBUG_MAC80211(priv, "leave\n");
  2108. }
  2109. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  2110. static void iwl_bss_info_changed(struct ieee80211_hw *hw,
  2111. struct ieee80211_vif *vif,
  2112. struct ieee80211_bss_conf *bss_conf,
  2113. u32 changes)
  2114. {
  2115. struct iwl_priv *priv = hw->priv;
  2116. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  2117. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  2118. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  2119. bss_conf->use_short_preamble);
  2120. if (bss_conf->use_short_preamble)
  2121. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2122. else
  2123. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2124. }
  2125. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  2126. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  2127. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  2128. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  2129. else
  2130. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  2131. }
  2132. if (changes & BSS_CHANGED_HT) {
  2133. iwl_ht_conf(priv, bss_conf);
  2134. iwl_set_rxon_chain(priv);
  2135. }
  2136. if (changes & BSS_CHANGED_ASSOC) {
  2137. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  2138. /* This should never happen as this function should
  2139. * never be called from interrupt context. */
  2140. if (WARN_ON_ONCE(in_interrupt()))
  2141. return;
  2142. if (bss_conf->assoc) {
  2143. priv->assoc_id = bss_conf->aid;
  2144. priv->beacon_int = bss_conf->beacon_int;
  2145. priv->power_data.dtim_period = bss_conf->dtim_period;
  2146. priv->timestamp = bss_conf->timestamp;
  2147. priv->assoc_capability = bss_conf->assoc_capability;
  2148. /* we have just associated, don't start scan too early
  2149. * leave time for EAPOL exchange to complete
  2150. */
  2151. priv->next_scan_jiffies = jiffies +
  2152. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  2153. mutex_lock(&priv->mutex);
  2154. iwl_post_associate(priv);
  2155. mutex_unlock(&priv->mutex);
  2156. } else {
  2157. priv->assoc_id = 0;
  2158. IWL_DEBUG_MAC80211(priv, "DISASSOC %d\n", bss_conf->assoc);
  2159. }
  2160. } else if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  2161. IWL_DEBUG_MAC80211(priv, "Associated Changes %d\n", changes);
  2162. iwl_send_rxon_assoc(priv);
  2163. }
  2164. }
  2165. static int iwl_mac_hw_scan(struct ieee80211_hw *hw,
  2166. struct cfg80211_scan_request *req)
  2167. {
  2168. unsigned long flags;
  2169. struct iwl_priv *priv = hw->priv;
  2170. int ret;
  2171. u8 *ssid = NULL;
  2172. size_t ssid_len = 0;
  2173. if (req->n_ssids) {
  2174. ssid = req->ssids[0].ssid;
  2175. ssid_len = req->ssids[0].ssid_len;
  2176. }
  2177. IWL_DEBUG_MAC80211(priv, "enter\n");
  2178. mutex_lock(&priv->mutex);
  2179. spin_lock_irqsave(&priv->lock, flags);
  2180. if (!iwl_is_ready_rf(priv)) {
  2181. ret = -EIO;
  2182. IWL_DEBUG_MAC80211(priv, "leave - not ready or exit pending\n");
  2183. goto out_unlock;
  2184. }
  2185. /* We don't schedule scan within next_scan_jiffies period.
  2186. * Avoid scanning during possible EAPOL exchange, return
  2187. * success immediately.
  2188. */
  2189. if (priv->next_scan_jiffies &&
  2190. time_after(priv->next_scan_jiffies, jiffies)) {
  2191. IWL_DEBUG_SCAN(priv, "scan rejected: within next scan period\n");
  2192. queue_work(priv->workqueue, &priv->scan_completed);
  2193. ret = 0;
  2194. goto out_unlock;
  2195. }
  2196. /* if we just finished scan ask for delay */
  2197. if (iwl_is_associated(priv) && priv->last_scan_jiffies &&
  2198. time_after(priv->last_scan_jiffies + IWL_DELAY_NEXT_SCAN, jiffies)) {
  2199. IWL_DEBUG_SCAN(priv, "scan rejected: within previous scan period\n");
  2200. queue_work(priv->workqueue, &priv->scan_completed);
  2201. ret = 0;
  2202. goto out_unlock;
  2203. }
  2204. if (ssid_len) {
  2205. priv->one_direct_scan = 1;
  2206. priv->direct_ssid_len = ssid_len;
  2207. memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
  2208. } else {
  2209. priv->one_direct_scan = 0;
  2210. }
  2211. ret = iwl_scan_initiate(priv);
  2212. IWL_DEBUG_MAC80211(priv, "leave\n");
  2213. out_unlock:
  2214. spin_unlock_irqrestore(&priv->lock, flags);
  2215. mutex_unlock(&priv->mutex);
  2216. return ret;
  2217. }
  2218. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2219. struct ieee80211_key_conf *keyconf, const u8 *addr,
  2220. u32 iv32, u16 *phase1key)
  2221. {
  2222. struct iwl_priv *priv = hw->priv;
  2223. IWL_DEBUG_MAC80211(priv, "enter\n");
  2224. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  2225. IWL_DEBUG_MAC80211(priv, "leave\n");
  2226. }
  2227. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2228. struct ieee80211_vif *vif,
  2229. struct ieee80211_sta *sta,
  2230. struct ieee80211_key_conf *key)
  2231. {
  2232. struct iwl_priv *priv = hw->priv;
  2233. const u8 *addr;
  2234. int ret;
  2235. u8 sta_id;
  2236. bool is_default_wep_key = false;
  2237. IWL_DEBUG_MAC80211(priv, "enter\n");
  2238. if (priv->hw_params.sw_crypto) {
  2239. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2240. return -EOPNOTSUPP;
  2241. }
  2242. addr = sta ? sta->addr : iwl_bcast_addr;
  2243. sta_id = iwl_find_station(priv, addr);
  2244. if (sta_id == IWL_INVALID_STATION) {
  2245. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2246. addr);
  2247. return -EINVAL;
  2248. }
  2249. mutex_lock(&priv->mutex);
  2250. iwl_scan_cancel_timeout(priv, 100);
  2251. mutex_unlock(&priv->mutex);
  2252. /* If we are getting WEP group key and we didn't receive any key mapping
  2253. * so far, we are in legacy wep mode (group key only), otherwise we are
  2254. * in 1X mode.
  2255. * In legacy wep mode, we use another host command to the uCode */
  2256. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2257. priv->iw_mode != NL80211_IFTYPE_AP) {
  2258. if (cmd == SET_KEY)
  2259. is_default_wep_key = !priv->key_mapping_key;
  2260. else
  2261. is_default_wep_key =
  2262. (key->hw_key_idx == HW_KEY_DEFAULT);
  2263. }
  2264. switch (cmd) {
  2265. case SET_KEY:
  2266. if (is_default_wep_key)
  2267. ret = iwl_set_default_wep_key(priv, key);
  2268. else
  2269. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2270. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2271. break;
  2272. case DISABLE_KEY:
  2273. if (is_default_wep_key)
  2274. ret = iwl_remove_default_wep_key(priv, key);
  2275. else
  2276. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2277. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2278. break;
  2279. default:
  2280. ret = -EINVAL;
  2281. }
  2282. IWL_DEBUG_MAC80211(priv, "leave\n");
  2283. return ret;
  2284. }
  2285. static int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  2286. const struct ieee80211_tx_queue_params *params)
  2287. {
  2288. struct iwl_priv *priv = hw->priv;
  2289. unsigned long flags;
  2290. int q;
  2291. IWL_DEBUG_MAC80211(priv, "enter\n");
  2292. if (!iwl_is_ready_rf(priv)) {
  2293. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2294. return -EIO;
  2295. }
  2296. if (queue >= AC_NUM) {
  2297. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  2298. return 0;
  2299. }
  2300. q = AC_NUM - 1 - queue;
  2301. spin_lock_irqsave(&priv->lock, flags);
  2302. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  2303. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  2304. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  2305. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  2306. cpu_to_le16((params->txop * 32));
  2307. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  2308. priv->qos_data.qos_active = 1;
  2309. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2310. iwl_activate_qos(priv, 1);
  2311. else if (priv->assoc_id && iwl_is_associated(priv))
  2312. iwl_activate_qos(priv, 0);
  2313. spin_unlock_irqrestore(&priv->lock, flags);
  2314. IWL_DEBUG_MAC80211(priv, "leave\n");
  2315. return 0;
  2316. }
  2317. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2318. enum ieee80211_ampdu_mlme_action action,
  2319. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2320. {
  2321. struct iwl_priv *priv = hw->priv;
  2322. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2323. sta->addr, tid);
  2324. if (!(priv->cfg->sku & IWL_SKU_N))
  2325. return -EACCES;
  2326. switch (action) {
  2327. case IEEE80211_AMPDU_RX_START:
  2328. IWL_DEBUG_HT(priv, "start Rx\n");
  2329. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2330. case IEEE80211_AMPDU_RX_STOP:
  2331. IWL_DEBUG_HT(priv, "stop Rx\n");
  2332. return iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2333. case IEEE80211_AMPDU_TX_START:
  2334. IWL_DEBUG_HT(priv, "start Tx\n");
  2335. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2336. case IEEE80211_AMPDU_TX_STOP:
  2337. IWL_DEBUG_HT(priv, "stop Tx\n");
  2338. return iwl_tx_agg_stop(priv, sta->addr, tid);
  2339. default:
  2340. IWL_DEBUG_HT(priv, "unknown\n");
  2341. return -EINVAL;
  2342. break;
  2343. }
  2344. return 0;
  2345. }
  2346. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  2347. struct ieee80211_tx_queue_stats *stats)
  2348. {
  2349. struct iwl_priv *priv = hw->priv;
  2350. int i, avail;
  2351. struct iwl_tx_queue *txq;
  2352. struct iwl_queue *q;
  2353. unsigned long flags;
  2354. IWL_DEBUG_MAC80211(priv, "enter\n");
  2355. if (!iwl_is_ready_rf(priv)) {
  2356. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2357. return -EIO;
  2358. }
  2359. spin_lock_irqsave(&priv->lock, flags);
  2360. for (i = 0; i < AC_NUM; i++) {
  2361. txq = &priv->txq[i];
  2362. q = &txq->q;
  2363. avail = iwl_queue_space(q);
  2364. stats[i].len = q->n_window - avail;
  2365. stats[i].limit = q->n_window - q->high_mark;
  2366. stats[i].count = q->n_window;
  2367. }
  2368. spin_unlock_irqrestore(&priv->lock, flags);
  2369. IWL_DEBUG_MAC80211(priv, "leave\n");
  2370. return 0;
  2371. }
  2372. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2373. struct ieee80211_low_level_stats *stats)
  2374. {
  2375. struct iwl_priv *priv = hw->priv;
  2376. priv = hw->priv;
  2377. IWL_DEBUG_MAC80211(priv, "enter\n");
  2378. IWL_DEBUG_MAC80211(priv, "leave\n");
  2379. return 0;
  2380. }
  2381. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2382. {
  2383. struct iwl_priv *priv = hw->priv;
  2384. unsigned long flags;
  2385. mutex_lock(&priv->mutex);
  2386. IWL_DEBUG_MAC80211(priv, "enter\n");
  2387. spin_lock_irqsave(&priv->lock, flags);
  2388. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  2389. spin_unlock_irqrestore(&priv->lock, flags);
  2390. iwl_reset_qos(priv);
  2391. spin_lock_irqsave(&priv->lock, flags);
  2392. priv->assoc_id = 0;
  2393. priv->assoc_capability = 0;
  2394. priv->assoc_station_added = 0;
  2395. /* new association get rid of ibss beacon skb */
  2396. if (priv->ibss_beacon)
  2397. dev_kfree_skb(priv->ibss_beacon);
  2398. priv->ibss_beacon = NULL;
  2399. priv->beacon_int = priv->hw->conf.beacon_int;
  2400. priv->timestamp = 0;
  2401. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2402. priv->beacon_int = 0;
  2403. spin_unlock_irqrestore(&priv->lock, flags);
  2404. if (!iwl_is_ready_rf(priv)) {
  2405. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2406. mutex_unlock(&priv->mutex);
  2407. return;
  2408. }
  2409. /* we are restarting association process
  2410. * clear RXON_FILTER_ASSOC_MSK bit
  2411. */
  2412. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2413. iwl_scan_cancel_timeout(priv, 100);
  2414. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2415. iwl_commit_rxon(priv);
  2416. }
  2417. iwl_power_update_mode(priv, 0);
  2418. /* Per mac80211.h: This is only used in IBSS mode... */
  2419. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2420. /* switch to CAM during association period.
  2421. * the ucode will block any association/authentication
  2422. * frome during assiciation period if it can not hear
  2423. * the AP because of PM. the timer enable PM back is
  2424. * association do not complete
  2425. */
  2426. if (priv->hw->conf.channel->flags & (IEEE80211_CHAN_PASSIVE_SCAN |
  2427. IEEE80211_CHAN_RADAR))
  2428. iwl_power_disable_management(priv, 3000);
  2429. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  2430. mutex_unlock(&priv->mutex);
  2431. return;
  2432. }
  2433. iwl_set_rate(priv);
  2434. mutex_unlock(&priv->mutex);
  2435. IWL_DEBUG_MAC80211(priv, "leave\n");
  2436. }
  2437. static int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  2438. {
  2439. struct iwl_priv *priv = hw->priv;
  2440. unsigned long flags;
  2441. __le64 timestamp;
  2442. IWL_DEBUG_MAC80211(priv, "enter\n");
  2443. if (!iwl_is_ready_rf(priv)) {
  2444. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2445. return -EIO;
  2446. }
  2447. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2448. IWL_DEBUG_MAC80211(priv, "leave - not IBSS\n");
  2449. return -EIO;
  2450. }
  2451. spin_lock_irqsave(&priv->lock, flags);
  2452. if (priv->ibss_beacon)
  2453. dev_kfree_skb(priv->ibss_beacon);
  2454. priv->ibss_beacon = skb;
  2455. priv->assoc_id = 0;
  2456. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  2457. priv->timestamp = le64_to_cpu(timestamp);
  2458. IWL_DEBUG_MAC80211(priv, "leave\n");
  2459. spin_unlock_irqrestore(&priv->lock, flags);
  2460. iwl_reset_qos(priv);
  2461. iwl_post_associate(priv);
  2462. return 0;
  2463. }
  2464. /*****************************************************************************
  2465. *
  2466. * sysfs attributes
  2467. *
  2468. *****************************************************************************/
  2469. #ifdef CONFIG_IWLWIFI_DEBUG
  2470. /*
  2471. * The following adds a new attribute to the sysfs representation
  2472. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2473. * used for controlling the debug level.
  2474. *
  2475. * See the level definitions in iwl for details.
  2476. */
  2477. static ssize_t show_debug_level(struct device *d,
  2478. struct device_attribute *attr, char *buf)
  2479. {
  2480. struct iwl_priv *priv = d->driver_data;
  2481. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2482. }
  2483. static ssize_t store_debug_level(struct device *d,
  2484. struct device_attribute *attr,
  2485. const char *buf, size_t count)
  2486. {
  2487. struct iwl_priv *priv = d->driver_data;
  2488. unsigned long val;
  2489. int ret;
  2490. ret = strict_strtoul(buf, 0, &val);
  2491. if (ret)
  2492. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2493. else
  2494. priv->debug_level = val;
  2495. return strnlen(buf, count);
  2496. }
  2497. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2498. show_debug_level, store_debug_level);
  2499. #endif /* CONFIG_IWLWIFI_DEBUG */
  2500. static ssize_t show_version(struct device *d,
  2501. struct device_attribute *attr, char *buf)
  2502. {
  2503. struct iwl_priv *priv = d->driver_data;
  2504. struct iwl_alive_resp *palive = &priv->card_alive;
  2505. ssize_t pos = 0;
  2506. u16 eeprom_ver;
  2507. if (palive->is_valid)
  2508. pos += sprintf(buf + pos,
  2509. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  2510. "fw type: 0x%01X 0x%01X\n",
  2511. palive->ucode_major, palive->ucode_minor,
  2512. palive->sw_rev[0], palive->sw_rev[1],
  2513. palive->ver_type, palive->ver_subtype);
  2514. else
  2515. pos += sprintf(buf + pos, "fw not loaded\n");
  2516. if (priv->eeprom) {
  2517. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  2518. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  2519. eeprom_ver);
  2520. } else {
  2521. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  2522. }
  2523. return pos;
  2524. }
  2525. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  2526. static ssize_t show_temperature(struct device *d,
  2527. struct device_attribute *attr, char *buf)
  2528. {
  2529. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2530. if (!iwl_is_alive(priv))
  2531. return -EAGAIN;
  2532. return sprintf(buf, "%d\n", priv->temperature);
  2533. }
  2534. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2535. static ssize_t show_tx_power(struct device *d,
  2536. struct device_attribute *attr, char *buf)
  2537. {
  2538. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2539. if (!iwl_is_ready_rf(priv))
  2540. return sprintf(buf, "off\n");
  2541. else
  2542. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2543. }
  2544. static ssize_t store_tx_power(struct device *d,
  2545. struct device_attribute *attr,
  2546. const char *buf, size_t count)
  2547. {
  2548. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2549. unsigned long val;
  2550. int ret;
  2551. ret = strict_strtoul(buf, 10, &val);
  2552. if (ret)
  2553. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2554. else
  2555. iwl_set_tx_power(priv, val, false);
  2556. return count;
  2557. }
  2558. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2559. static ssize_t show_flags(struct device *d,
  2560. struct device_attribute *attr, char *buf)
  2561. {
  2562. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2563. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2564. }
  2565. static ssize_t store_flags(struct device *d,
  2566. struct device_attribute *attr,
  2567. const char *buf, size_t count)
  2568. {
  2569. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2570. unsigned long val;
  2571. u32 flags;
  2572. int ret = strict_strtoul(buf, 0, &val);
  2573. if (ret)
  2574. return ret;
  2575. flags = (u32)val;
  2576. mutex_lock(&priv->mutex);
  2577. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2578. /* Cancel any currently running scans... */
  2579. if (iwl_scan_cancel_timeout(priv, 100))
  2580. IWL_WARN(priv, "Could not cancel scan.\n");
  2581. else {
  2582. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2583. priv->staging_rxon.flags = cpu_to_le32(flags);
  2584. iwl_commit_rxon(priv);
  2585. }
  2586. }
  2587. mutex_unlock(&priv->mutex);
  2588. return count;
  2589. }
  2590. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2591. static ssize_t show_filter_flags(struct device *d,
  2592. struct device_attribute *attr, char *buf)
  2593. {
  2594. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2595. return sprintf(buf, "0x%04X\n",
  2596. le32_to_cpu(priv->active_rxon.filter_flags));
  2597. }
  2598. static ssize_t store_filter_flags(struct device *d,
  2599. struct device_attribute *attr,
  2600. const char *buf, size_t count)
  2601. {
  2602. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2603. unsigned long val;
  2604. u32 filter_flags;
  2605. int ret = strict_strtoul(buf, 0, &val);
  2606. if (ret)
  2607. return ret;
  2608. filter_flags = (u32)val;
  2609. mutex_lock(&priv->mutex);
  2610. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2611. /* Cancel any currently running scans... */
  2612. if (iwl_scan_cancel_timeout(priv, 100))
  2613. IWL_WARN(priv, "Could not cancel scan.\n");
  2614. else {
  2615. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2616. "0x%04X\n", filter_flags);
  2617. priv->staging_rxon.filter_flags =
  2618. cpu_to_le32(filter_flags);
  2619. iwl_commit_rxon(priv);
  2620. }
  2621. }
  2622. mutex_unlock(&priv->mutex);
  2623. return count;
  2624. }
  2625. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2626. store_filter_flags);
  2627. static ssize_t store_power_level(struct device *d,
  2628. struct device_attribute *attr,
  2629. const char *buf, size_t count)
  2630. {
  2631. struct iwl_priv *priv = dev_get_drvdata(d);
  2632. int ret;
  2633. unsigned long mode;
  2634. mutex_lock(&priv->mutex);
  2635. if (!iwl_is_ready(priv)) {
  2636. ret = -EAGAIN;
  2637. goto out;
  2638. }
  2639. ret = strict_strtoul(buf, 10, &mode);
  2640. if (ret)
  2641. goto out;
  2642. ret = iwl_power_set_user_mode(priv, mode);
  2643. if (ret) {
  2644. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  2645. goto out;
  2646. }
  2647. ret = count;
  2648. out:
  2649. mutex_unlock(&priv->mutex);
  2650. return ret;
  2651. }
  2652. static ssize_t show_power_level(struct device *d,
  2653. struct device_attribute *attr, char *buf)
  2654. {
  2655. struct iwl_priv *priv = dev_get_drvdata(d);
  2656. int mode = priv->power_data.user_power_setting;
  2657. int system = priv->power_data.system_power_setting;
  2658. int level = priv->power_data.power_mode;
  2659. char *p = buf;
  2660. switch (system) {
  2661. case IWL_POWER_SYS_AUTO:
  2662. p += sprintf(p, "SYSTEM:auto");
  2663. break;
  2664. case IWL_POWER_SYS_AC:
  2665. p += sprintf(p, "SYSTEM:ac");
  2666. break;
  2667. case IWL_POWER_SYS_BATTERY:
  2668. p += sprintf(p, "SYSTEM:battery");
  2669. break;
  2670. }
  2671. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2672. "fixed" : "auto");
  2673. p += sprintf(p, "\tINDEX:%d", level);
  2674. p += sprintf(p, "\n");
  2675. return p - buf + 1;
  2676. }
  2677. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2678. store_power_level);
  2679. static ssize_t show_statistics(struct device *d,
  2680. struct device_attribute *attr, char *buf)
  2681. {
  2682. struct iwl_priv *priv = dev_get_drvdata(d);
  2683. u32 size = sizeof(struct iwl_notif_statistics);
  2684. u32 len = 0, ofs = 0;
  2685. u8 *data = (u8 *)&priv->statistics;
  2686. int rc = 0;
  2687. if (!iwl_is_alive(priv))
  2688. return -EAGAIN;
  2689. mutex_lock(&priv->mutex);
  2690. rc = iwl_send_statistics_request(priv, 0);
  2691. mutex_unlock(&priv->mutex);
  2692. if (rc) {
  2693. len = sprintf(buf,
  2694. "Error sending statistics request: 0x%08X\n", rc);
  2695. return len;
  2696. }
  2697. while (size && (PAGE_SIZE - len)) {
  2698. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2699. PAGE_SIZE - len, 1);
  2700. len = strlen(buf);
  2701. if (PAGE_SIZE - len)
  2702. buf[len++] = '\n';
  2703. ofs += 16;
  2704. size -= min(size, 16U);
  2705. }
  2706. return len;
  2707. }
  2708. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2709. /*****************************************************************************
  2710. *
  2711. * driver setup and teardown
  2712. *
  2713. *****************************************************************************/
  2714. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2715. {
  2716. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2717. init_waitqueue_head(&priv->wait_command_queue);
  2718. INIT_WORK(&priv->up, iwl_bg_up);
  2719. INIT_WORK(&priv->restart, iwl_bg_restart);
  2720. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2721. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  2722. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2723. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2724. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2725. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2726. iwl_setup_scan_deferred_work(priv);
  2727. iwl_setup_power_deferred_work(priv);
  2728. if (priv->cfg->ops->lib->setup_deferred_work)
  2729. priv->cfg->ops->lib->setup_deferred_work(priv);
  2730. init_timer(&priv->statistics_periodic);
  2731. priv->statistics_periodic.data = (unsigned long)priv;
  2732. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2733. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2734. iwl_irq_tasklet, (unsigned long)priv);
  2735. }
  2736. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2737. {
  2738. if (priv->cfg->ops->lib->cancel_deferred_work)
  2739. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2740. cancel_delayed_work_sync(&priv->init_alive_start);
  2741. cancel_delayed_work(&priv->scan_check);
  2742. cancel_delayed_work_sync(&priv->set_power_save);
  2743. cancel_delayed_work(&priv->alive_start);
  2744. cancel_work_sync(&priv->beacon_update);
  2745. del_timer_sync(&priv->statistics_periodic);
  2746. }
  2747. static struct attribute *iwl_sysfs_entries[] = {
  2748. &dev_attr_flags.attr,
  2749. &dev_attr_filter_flags.attr,
  2750. &dev_attr_power_level.attr,
  2751. &dev_attr_statistics.attr,
  2752. &dev_attr_temperature.attr,
  2753. &dev_attr_tx_power.attr,
  2754. #ifdef CONFIG_IWLWIFI_DEBUG
  2755. &dev_attr_debug_level.attr,
  2756. #endif
  2757. &dev_attr_version.attr,
  2758. NULL
  2759. };
  2760. static struct attribute_group iwl_attribute_group = {
  2761. .name = NULL, /* put in device directory */
  2762. .attrs = iwl_sysfs_entries,
  2763. };
  2764. static struct ieee80211_ops iwl_hw_ops = {
  2765. .tx = iwl_mac_tx,
  2766. .start = iwl_mac_start,
  2767. .stop = iwl_mac_stop,
  2768. .add_interface = iwl_mac_add_interface,
  2769. .remove_interface = iwl_mac_remove_interface,
  2770. .config = iwl_mac_config,
  2771. .config_interface = iwl_mac_config_interface,
  2772. .configure_filter = iwl_configure_filter,
  2773. .set_key = iwl_mac_set_key,
  2774. .update_tkip_key = iwl_mac_update_tkip_key,
  2775. .get_stats = iwl_mac_get_stats,
  2776. .get_tx_stats = iwl_mac_get_tx_stats,
  2777. .conf_tx = iwl_mac_conf_tx,
  2778. .reset_tsf = iwl_mac_reset_tsf,
  2779. .bss_info_changed = iwl_bss_info_changed,
  2780. .ampdu_action = iwl_mac_ampdu_action,
  2781. .hw_scan = iwl_mac_hw_scan
  2782. };
  2783. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2784. {
  2785. int err = 0;
  2786. struct iwl_priv *priv;
  2787. struct ieee80211_hw *hw;
  2788. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2789. unsigned long flags;
  2790. u16 pci_cmd;
  2791. /************************
  2792. * 1. Allocating HW data
  2793. ************************/
  2794. /* Disabling hardware scan means that mac80211 will perform scans
  2795. * "the hard way", rather than using device's scan. */
  2796. if (cfg->mod_params->disable_hw_scan) {
  2797. if (cfg->mod_params->debug & IWL_DL_INFO)
  2798. dev_printk(KERN_DEBUG, &(pdev->dev),
  2799. "Disabling hw_scan\n");
  2800. iwl_hw_ops.hw_scan = NULL;
  2801. }
  2802. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2803. if (!hw) {
  2804. err = -ENOMEM;
  2805. goto out;
  2806. }
  2807. priv = hw->priv;
  2808. /* At this point both hw and priv are allocated. */
  2809. SET_IEEE80211_DEV(hw, &pdev->dev);
  2810. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2811. priv->cfg = cfg;
  2812. priv->pci_dev = pdev;
  2813. #ifdef CONFIG_IWLWIFI_DEBUG
  2814. priv->debug_level = priv->cfg->mod_params->debug;
  2815. atomic_set(&priv->restrict_refcnt, 0);
  2816. #endif
  2817. /**************************
  2818. * 2. Initializing PCI bus
  2819. **************************/
  2820. if (pci_enable_device(pdev)) {
  2821. err = -ENODEV;
  2822. goto out_ieee80211_free_hw;
  2823. }
  2824. pci_set_master(pdev);
  2825. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2826. if (!err)
  2827. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2828. if (err) {
  2829. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2830. if (!err)
  2831. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2832. /* both attempts failed: */
  2833. if (err) {
  2834. IWL_WARN(priv, "No suitable DMA available.\n");
  2835. goto out_pci_disable_device;
  2836. }
  2837. }
  2838. err = pci_request_regions(pdev, DRV_NAME);
  2839. if (err)
  2840. goto out_pci_disable_device;
  2841. pci_set_drvdata(pdev, priv);
  2842. /***********************
  2843. * 3. Read REV register
  2844. ***********************/
  2845. priv->hw_base = pci_iomap(pdev, 0, 0);
  2846. if (!priv->hw_base) {
  2847. err = -ENODEV;
  2848. goto out_pci_release_regions;
  2849. }
  2850. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2851. (unsigned long long) pci_resource_len(pdev, 0));
  2852. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2853. iwl_hw_detect(priv);
  2854. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2855. priv->cfg->name, priv->hw_rev);
  2856. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2857. * PCI Tx retries from interfering with C3 CPU state */
  2858. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2859. /* amp init */
  2860. err = priv->cfg->ops->lib->apm_ops.init(priv);
  2861. if (err < 0) {
  2862. IWL_DEBUG_INFO(priv, "Failed to init APMG\n");
  2863. goto out_iounmap;
  2864. }
  2865. /*****************
  2866. * 4. Read EEPROM
  2867. *****************/
  2868. /* Read the EEPROM */
  2869. err = iwl_eeprom_init(priv);
  2870. if (err) {
  2871. IWL_ERR(priv, "Unable to init EEPROM\n");
  2872. goto out_iounmap;
  2873. }
  2874. err = iwl_eeprom_check_version(priv);
  2875. if (err)
  2876. goto out_iounmap;
  2877. /* extract MAC Address */
  2878. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2879. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2880. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2881. /************************
  2882. * 5. Setup HW constants
  2883. ************************/
  2884. if (iwl_set_hw_params(priv)) {
  2885. IWL_ERR(priv, "failed to set hw parameters\n");
  2886. goto out_free_eeprom;
  2887. }
  2888. /*******************
  2889. * 6. Setup priv
  2890. *******************/
  2891. err = iwl_init_drv(priv);
  2892. if (err)
  2893. goto out_free_eeprom;
  2894. /* At this point both hw and priv are initialized. */
  2895. /**********************************
  2896. * 7. Initialize module parameters
  2897. **********************************/
  2898. /* Disable radio (SW RF KILL) via parameter when loading driver */
  2899. if (priv->cfg->mod_params->disable) {
  2900. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2901. IWL_DEBUG_INFO(priv, "Radio disabled.\n");
  2902. }
  2903. /********************
  2904. * 8. Setup services
  2905. ********************/
  2906. spin_lock_irqsave(&priv->lock, flags);
  2907. iwl_disable_interrupts(priv);
  2908. spin_unlock_irqrestore(&priv->lock, flags);
  2909. pci_enable_msi(priv->pci_dev);
  2910. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  2911. DRV_NAME, priv);
  2912. if (err) {
  2913. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2914. goto out_disable_msi;
  2915. }
  2916. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2917. if (err) {
  2918. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2919. goto out_free_irq;
  2920. }
  2921. iwl_setup_deferred_work(priv);
  2922. iwl_setup_rx_handlers(priv);
  2923. /**********************************
  2924. * 9. Setup and register mac80211
  2925. **********************************/
  2926. /* enable interrupts if needed: hw bug w/a */
  2927. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2928. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2929. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2930. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2931. }
  2932. iwl_enable_interrupts(priv);
  2933. err = iwl_setup_mac(priv);
  2934. if (err)
  2935. goto out_remove_sysfs;
  2936. err = iwl_dbgfs_register(priv, DRV_NAME);
  2937. if (err)
  2938. IWL_ERR(priv, "failed to create debugfs files\n");
  2939. /* If platform's RF_KILL switch is NOT set to KILL */
  2940. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2941. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2942. else
  2943. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2944. err = iwl_rfkill_init(priv);
  2945. if (err)
  2946. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  2947. "Ignoring error: %d\n", err);
  2948. else
  2949. iwl_rfkill_set_hw_state(priv);
  2950. iwl_power_initialize(priv);
  2951. return 0;
  2952. out_remove_sysfs:
  2953. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2954. out_free_irq:
  2955. free_irq(priv->pci_dev->irq, priv);
  2956. out_disable_msi:
  2957. pci_disable_msi(priv->pci_dev);
  2958. iwl_uninit_drv(priv);
  2959. out_free_eeprom:
  2960. iwl_eeprom_free(priv);
  2961. out_iounmap:
  2962. pci_iounmap(pdev, priv->hw_base);
  2963. out_pci_release_regions:
  2964. pci_release_regions(pdev);
  2965. pci_set_drvdata(pdev, NULL);
  2966. out_pci_disable_device:
  2967. pci_disable_device(pdev);
  2968. out_ieee80211_free_hw:
  2969. ieee80211_free_hw(priv->hw);
  2970. out:
  2971. return err;
  2972. }
  2973. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  2974. {
  2975. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2976. unsigned long flags;
  2977. if (!priv)
  2978. return;
  2979. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  2980. iwl_dbgfs_unregister(priv);
  2981. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2982. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  2983. * to be called and iwl_down since we are removing the device
  2984. * we need to set STATUS_EXIT_PENDING bit.
  2985. */
  2986. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2987. if (priv->mac80211_registered) {
  2988. ieee80211_unregister_hw(priv->hw);
  2989. priv->mac80211_registered = 0;
  2990. } else {
  2991. iwl_down(priv);
  2992. }
  2993. /* make sure we flush any pending irq or
  2994. * tasklet for the driver
  2995. */
  2996. spin_lock_irqsave(&priv->lock, flags);
  2997. iwl_disable_interrupts(priv);
  2998. spin_unlock_irqrestore(&priv->lock, flags);
  2999. iwl_synchronize_irq(priv);
  3000. iwl_rfkill_unregister(priv);
  3001. iwl_dealloc_ucode_pci(priv);
  3002. if (priv->rxq.bd)
  3003. iwl_rx_queue_free(priv, &priv->rxq);
  3004. iwl_hw_txq_ctx_free(priv);
  3005. iwl_clear_stations_table(priv);
  3006. iwl_eeprom_free(priv);
  3007. /*netif_stop_queue(dev); */
  3008. flush_workqueue(priv->workqueue);
  3009. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3010. * priv->workqueue... so we can't take down the workqueue
  3011. * until now... */
  3012. destroy_workqueue(priv->workqueue);
  3013. priv->workqueue = NULL;
  3014. free_irq(priv->pci_dev->irq, priv);
  3015. pci_disable_msi(priv->pci_dev);
  3016. pci_iounmap(pdev, priv->hw_base);
  3017. pci_release_regions(pdev);
  3018. pci_disable_device(pdev);
  3019. pci_set_drvdata(pdev, NULL);
  3020. iwl_uninit_drv(priv);
  3021. if (priv->ibss_beacon)
  3022. dev_kfree_skb(priv->ibss_beacon);
  3023. ieee80211_free_hw(priv->hw);
  3024. }
  3025. #ifdef CONFIG_PM
  3026. static int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  3027. {
  3028. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3029. if (priv->is_open) {
  3030. set_bit(STATUS_IN_SUSPEND, &priv->status);
  3031. iwl_mac_stop(priv->hw);
  3032. priv->is_open = 1;
  3033. }
  3034. pci_save_state(pdev);
  3035. pci_disable_device(pdev);
  3036. pci_set_power_state(pdev, PCI_D3hot);
  3037. return 0;
  3038. }
  3039. static int iwl_pci_resume(struct pci_dev *pdev)
  3040. {
  3041. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3042. int ret;
  3043. pci_set_power_state(pdev, PCI_D0);
  3044. ret = pci_enable_device(pdev);
  3045. if (ret)
  3046. return ret;
  3047. pci_restore_state(pdev);
  3048. iwl_enable_interrupts(priv);
  3049. if (priv->is_open)
  3050. iwl_mac_start(priv->hw);
  3051. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  3052. return 0;
  3053. }
  3054. #endif /* CONFIG_PM */
  3055. /*****************************************************************************
  3056. *
  3057. * driver and module entry point
  3058. *
  3059. *****************************************************************************/
  3060. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3061. static struct pci_device_id iwl_hw_card_ids[] = {
  3062. #ifdef CONFIG_IWL4965
  3063. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3064. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3065. #endif /* CONFIG_IWL4965 */
  3066. #ifdef CONFIG_IWL5000
  3067. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  3068. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  3069. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  3070. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  3071. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  3072. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  3073. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  3074. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  3075. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  3076. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  3077. /* 5350 WiFi/WiMax */
  3078. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  3079. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  3080. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  3081. /* 5150 Wifi/WiMax */
  3082. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  3083. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  3084. /* 6000/6050 Series */
  3085. {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
  3086. {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
  3087. {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
  3088. {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3089. {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3090. {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
  3091. {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3092. {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
  3093. {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
  3094. {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
  3095. {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
  3096. /* 100 Series WiFi */
  3097. {IWL_PCI_DEVICE(0x0083, PCI_ANY_ID, iwl100_bgn_cfg)},
  3098. {IWL_PCI_DEVICE(0x0084, PCI_ANY_ID, iwl100_bgn_cfg)},
  3099. #endif /* CONFIG_IWL5000 */
  3100. {0}
  3101. };
  3102. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3103. static struct pci_driver iwl_driver = {
  3104. .name = DRV_NAME,
  3105. .id_table = iwl_hw_card_ids,
  3106. .probe = iwl_pci_probe,
  3107. .remove = __devexit_p(iwl_pci_remove),
  3108. #ifdef CONFIG_PM
  3109. .suspend = iwl_pci_suspend,
  3110. .resume = iwl_pci_resume,
  3111. #endif
  3112. };
  3113. static int __init iwl_init(void)
  3114. {
  3115. int ret;
  3116. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3117. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3118. ret = iwlagn_rate_control_register();
  3119. if (ret) {
  3120. printk(KERN_ERR DRV_NAME
  3121. "Unable to register rate control algorithm: %d\n", ret);
  3122. return ret;
  3123. }
  3124. ret = pci_register_driver(&iwl_driver);
  3125. if (ret) {
  3126. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3127. goto error_register;
  3128. }
  3129. return ret;
  3130. error_register:
  3131. iwlagn_rate_control_unregister();
  3132. return ret;
  3133. }
  3134. static void __exit iwl_exit(void)
  3135. {
  3136. pci_unregister_driver(&iwl_driver);
  3137. iwlagn_rate_control_unregister();
  3138. }
  3139. module_exit(iwl_exit);
  3140. module_init(iwl_init);