netxen_nic_init.c 39 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578
  1. /*
  2. * Copyright (C) 2003 - 2006 NetXen, Inc.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called LICENSE.
  22. *
  23. * Contact Information:
  24. * info@netxen.com
  25. * NetXen,
  26. * 3965 Freedom Circle, Fourth floor,
  27. * Santa Clara, CA 95054
  28. *
  29. *
  30. * Source file for NIC routines to initialize the Phantom Hardware
  31. *
  32. */
  33. #include <linux/netdevice.h>
  34. #include <linux/delay.h>
  35. #include "netxen_nic.h"
  36. #include "netxen_nic_hw.h"
  37. #include "netxen_nic_phan_reg.h"
  38. struct crb_addr_pair {
  39. u32 addr;
  40. u32 data;
  41. };
  42. #define NETXEN_MAX_CRB_XFORM 60
  43. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  44. #define NETXEN_ADDR_ERROR (0xffffffff)
  45. #define crb_addr_transform(name) \
  46. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  47. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  48. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  49. static void netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  50. uint32_t ctx, uint32_t ringid);
  51. #if 0
  52. static void netxen_nic_locked_write_reg(struct netxen_adapter *adapter,
  53. unsigned long off, int *data)
  54. {
  55. void __iomem *addr = pci_base_offset(adapter, off);
  56. writel(*data, addr);
  57. }
  58. #endif /* 0 */
  59. static void crb_addr_transform_setup(void)
  60. {
  61. crb_addr_transform(XDMA);
  62. crb_addr_transform(TIMR);
  63. crb_addr_transform(SRE);
  64. crb_addr_transform(SQN3);
  65. crb_addr_transform(SQN2);
  66. crb_addr_transform(SQN1);
  67. crb_addr_transform(SQN0);
  68. crb_addr_transform(SQS3);
  69. crb_addr_transform(SQS2);
  70. crb_addr_transform(SQS1);
  71. crb_addr_transform(SQS0);
  72. crb_addr_transform(RPMX7);
  73. crb_addr_transform(RPMX6);
  74. crb_addr_transform(RPMX5);
  75. crb_addr_transform(RPMX4);
  76. crb_addr_transform(RPMX3);
  77. crb_addr_transform(RPMX2);
  78. crb_addr_transform(RPMX1);
  79. crb_addr_transform(RPMX0);
  80. crb_addr_transform(ROMUSB);
  81. crb_addr_transform(SN);
  82. crb_addr_transform(QMN);
  83. crb_addr_transform(QMS);
  84. crb_addr_transform(PGNI);
  85. crb_addr_transform(PGND);
  86. crb_addr_transform(PGN3);
  87. crb_addr_transform(PGN2);
  88. crb_addr_transform(PGN1);
  89. crb_addr_transform(PGN0);
  90. crb_addr_transform(PGSI);
  91. crb_addr_transform(PGSD);
  92. crb_addr_transform(PGS3);
  93. crb_addr_transform(PGS2);
  94. crb_addr_transform(PGS1);
  95. crb_addr_transform(PGS0);
  96. crb_addr_transform(PS);
  97. crb_addr_transform(PH);
  98. crb_addr_transform(NIU);
  99. crb_addr_transform(I2Q);
  100. crb_addr_transform(EG);
  101. crb_addr_transform(MN);
  102. crb_addr_transform(MS);
  103. crb_addr_transform(CAS2);
  104. crb_addr_transform(CAS1);
  105. crb_addr_transform(CAS0);
  106. crb_addr_transform(CAM);
  107. crb_addr_transform(C2C1);
  108. crb_addr_transform(C2C0);
  109. crb_addr_transform(SMB);
  110. crb_addr_transform(OCM0);
  111. crb_addr_transform(I2C0);
  112. }
  113. int netxen_init_firmware(struct netxen_adapter *adapter)
  114. {
  115. u32 state = 0, loops = 0, err = 0;
  116. /* Window 1 call */
  117. state = adapter->pci_read_normalize(adapter, CRB_CMDPEG_STATE);
  118. if (state == PHAN_INITIALIZE_ACK)
  119. return 0;
  120. while (state != PHAN_INITIALIZE_COMPLETE && loops < 2000) {
  121. msleep(1);
  122. /* Window 1 call */
  123. state = adapter->pci_read_normalize(adapter, CRB_CMDPEG_STATE);
  124. loops++;
  125. }
  126. if (loops >= 2000) {
  127. printk(KERN_ERR "Cmd Peg initialization not complete:%x.\n",
  128. state);
  129. err = -EIO;
  130. return err;
  131. }
  132. /* Window 1 call */
  133. adapter->pci_write_normalize(adapter,
  134. CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  135. adapter->pci_write_normalize(adapter,
  136. CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  137. adapter->pci_write_normalize(adapter,
  138. CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  139. adapter->pci_write_normalize(adapter,
  140. CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  141. return err;
  142. }
  143. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  144. {
  145. struct netxen_recv_context *recv_ctx;
  146. struct nx_host_rds_ring *rds_ring;
  147. struct netxen_rx_buffer *rx_buf;
  148. int i, ctxid, ring;
  149. for (ctxid = 0; ctxid < MAX_RCV_CTX; ++ctxid) {
  150. recv_ctx = &adapter->recv_ctx[ctxid];
  151. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  152. rds_ring = &recv_ctx->rds_rings[ring];
  153. for (i = 0; i < rds_ring->max_rx_desc_count; ++i) {
  154. rx_buf = &(rds_ring->rx_buf_arr[i]);
  155. if (rx_buf->state == NETXEN_BUFFER_FREE)
  156. continue;
  157. pci_unmap_single(adapter->pdev,
  158. rx_buf->dma,
  159. rds_ring->dma_size,
  160. PCI_DMA_FROMDEVICE);
  161. if (rx_buf->skb != NULL)
  162. dev_kfree_skb_any(rx_buf->skb);
  163. }
  164. }
  165. }
  166. }
  167. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  168. {
  169. struct netxen_cmd_buffer *cmd_buf;
  170. struct netxen_skb_frag *buffrag;
  171. int i, j;
  172. cmd_buf = adapter->cmd_buf_arr;
  173. for (i = 0; i < adapter->max_tx_desc_count; i++) {
  174. buffrag = cmd_buf->frag_array;
  175. if (buffrag->dma) {
  176. pci_unmap_single(adapter->pdev, buffrag->dma,
  177. buffrag->length, PCI_DMA_TODEVICE);
  178. buffrag->dma = 0ULL;
  179. }
  180. for (j = 0; j < cmd_buf->frag_count; j++) {
  181. buffrag++;
  182. if (buffrag->dma) {
  183. pci_unmap_page(adapter->pdev, buffrag->dma,
  184. buffrag->length,
  185. PCI_DMA_TODEVICE);
  186. buffrag->dma = 0ULL;
  187. }
  188. }
  189. /* Free the skb we received in netxen_nic_xmit_frame */
  190. if (cmd_buf->skb) {
  191. dev_kfree_skb_any(cmd_buf->skb);
  192. cmd_buf->skb = NULL;
  193. }
  194. cmd_buf++;
  195. }
  196. }
  197. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  198. {
  199. struct netxen_recv_context *recv_ctx;
  200. struct nx_host_rds_ring *rds_ring;
  201. int ctx, ring;
  202. for (ctx = 0; ctx < MAX_RCV_CTX; ctx++) {
  203. recv_ctx = &adapter->recv_ctx[ctx];
  204. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  205. rds_ring = &recv_ctx->rds_rings[ring];
  206. if (rds_ring->rx_buf_arr) {
  207. vfree(rds_ring->rx_buf_arr);
  208. rds_ring->rx_buf_arr = NULL;
  209. }
  210. }
  211. }
  212. if (adapter->cmd_buf_arr)
  213. vfree(adapter->cmd_buf_arr);
  214. return;
  215. }
  216. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  217. {
  218. struct netxen_recv_context *recv_ctx;
  219. struct nx_host_rds_ring *rds_ring;
  220. struct netxen_rx_buffer *rx_buf;
  221. int ctx, ring, i, num_rx_bufs;
  222. struct netxen_cmd_buffer *cmd_buf_arr;
  223. struct net_device *netdev = adapter->netdev;
  224. cmd_buf_arr = (struct netxen_cmd_buffer *)vmalloc(TX_RINGSIZE);
  225. if (cmd_buf_arr == NULL) {
  226. printk(KERN_ERR "%s: Failed to allocate cmd buffer ring\n",
  227. netdev->name);
  228. return -ENOMEM;
  229. }
  230. memset(cmd_buf_arr, 0, TX_RINGSIZE);
  231. adapter->cmd_buf_arr = cmd_buf_arr;
  232. for (ctx = 0; ctx < MAX_RCV_CTX; ctx++) {
  233. recv_ctx = &adapter->recv_ctx[ctx];
  234. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  235. rds_ring = &recv_ctx->rds_rings[ring];
  236. switch (RCV_DESC_TYPE(ring)) {
  237. case RCV_DESC_NORMAL:
  238. rds_ring->max_rx_desc_count =
  239. adapter->max_rx_desc_count;
  240. rds_ring->flags = RCV_DESC_NORMAL;
  241. if (adapter->ahw.cut_through) {
  242. rds_ring->dma_size =
  243. NX_CT_DEFAULT_RX_BUF_LEN;
  244. rds_ring->skb_size =
  245. NX_CT_DEFAULT_RX_BUF_LEN;
  246. } else {
  247. rds_ring->dma_size = RX_DMA_MAP_LEN;
  248. rds_ring->skb_size =
  249. MAX_RX_BUFFER_LENGTH;
  250. }
  251. break;
  252. case RCV_DESC_JUMBO:
  253. rds_ring->max_rx_desc_count =
  254. adapter->max_jumbo_rx_desc_count;
  255. rds_ring->flags = RCV_DESC_JUMBO;
  256. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  257. rds_ring->dma_size =
  258. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  259. else
  260. rds_ring->dma_size =
  261. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  262. rds_ring->skb_size =
  263. rds_ring->dma_size + NET_IP_ALIGN;
  264. break;
  265. case RCV_RING_LRO:
  266. rds_ring->max_rx_desc_count =
  267. adapter->max_lro_rx_desc_count;
  268. rds_ring->flags = RCV_DESC_LRO;
  269. rds_ring->dma_size = RX_LRO_DMA_MAP_LEN;
  270. rds_ring->skb_size = MAX_RX_LRO_BUFFER_LENGTH;
  271. break;
  272. }
  273. rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
  274. vmalloc(RCV_BUFFSIZE);
  275. if (rds_ring->rx_buf_arr == NULL) {
  276. printk(KERN_ERR "%s: Failed to allocate "
  277. "rx buffer ring %d\n",
  278. netdev->name, ring);
  279. /* free whatever was already allocated */
  280. goto err_out;
  281. }
  282. memset(rds_ring->rx_buf_arr, 0, RCV_BUFFSIZE);
  283. INIT_LIST_HEAD(&rds_ring->free_list);
  284. /*
  285. * Now go through all of them, set reference handles
  286. * and put them in the queues.
  287. */
  288. num_rx_bufs = rds_ring->max_rx_desc_count;
  289. rx_buf = rds_ring->rx_buf_arr;
  290. for (i = 0; i < num_rx_bufs; i++) {
  291. list_add_tail(&rx_buf->list,
  292. &rds_ring->free_list);
  293. rx_buf->ref_handle = i;
  294. rx_buf->state = NETXEN_BUFFER_FREE;
  295. rx_buf++;
  296. }
  297. }
  298. }
  299. return 0;
  300. err_out:
  301. netxen_free_sw_resources(adapter);
  302. return -ENOMEM;
  303. }
  304. void netxen_initialize_adapter_ops(struct netxen_adapter *adapter)
  305. {
  306. switch (adapter->ahw.board_type) {
  307. case NETXEN_NIC_GBE:
  308. adapter->enable_phy_interrupts =
  309. netxen_niu_gbe_enable_phy_interrupts;
  310. adapter->disable_phy_interrupts =
  311. netxen_niu_gbe_disable_phy_interrupts;
  312. adapter->macaddr_set = netxen_niu_macaddr_set;
  313. adapter->set_mtu = netxen_nic_set_mtu_gb;
  314. adapter->set_promisc = netxen_niu_set_promiscuous_mode;
  315. adapter->phy_read = netxen_niu_gbe_phy_read;
  316. adapter->phy_write = netxen_niu_gbe_phy_write;
  317. adapter->init_port = netxen_niu_gbe_init_port;
  318. adapter->stop_port = netxen_niu_disable_gbe_port;
  319. break;
  320. case NETXEN_NIC_XGBE:
  321. adapter->enable_phy_interrupts =
  322. netxen_niu_xgbe_enable_phy_interrupts;
  323. adapter->disable_phy_interrupts =
  324. netxen_niu_xgbe_disable_phy_interrupts;
  325. adapter->macaddr_set = netxen_niu_xg_macaddr_set;
  326. adapter->set_mtu = netxen_nic_set_mtu_xgb;
  327. adapter->init_port = netxen_niu_xg_init_port;
  328. adapter->set_promisc = netxen_niu_xg_set_promiscuous_mode;
  329. adapter->stop_port = netxen_niu_disable_xg_port;
  330. break;
  331. default:
  332. break;
  333. }
  334. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  335. adapter->set_mtu = nx_fw_cmd_set_mtu;
  336. adapter->set_promisc = netxen_p3_nic_set_promisc;
  337. }
  338. }
  339. /*
  340. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  341. * address to external PCI CRB address.
  342. */
  343. static u32 netxen_decode_crb_addr(u32 addr)
  344. {
  345. int i;
  346. u32 base_addr, offset, pci_base;
  347. crb_addr_transform_setup();
  348. pci_base = NETXEN_ADDR_ERROR;
  349. base_addr = addr & 0xfff00000;
  350. offset = addr & 0x000fffff;
  351. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  352. if (crb_addr_xform[i] == base_addr) {
  353. pci_base = i << 20;
  354. break;
  355. }
  356. }
  357. if (pci_base == NETXEN_ADDR_ERROR)
  358. return pci_base;
  359. else
  360. return (pci_base + offset);
  361. }
  362. static long rom_max_timeout = 100;
  363. static long rom_lock_timeout = 10000;
  364. #if 0
  365. static long rom_write_timeout = 700;
  366. #endif
  367. static int rom_lock(struct netxen_adapter *adapter)
  368. {
  369. int iter;
  370. u32 done = 0;
  371. int timeout = 0;
  372. while (!done) {
  373. /* acquire semaphore2 from PCI HW block */
  374. netxen_nic_read_w0(adapter, NETXEN_PCIE_REG(PCIE_SEM2_LOCK),
  375. &done);
  376. if (done == 1)
  377. break;
  378. if (timeout >= rom_lock_timeout)
  379. return -EIO;
  380. timeout++;
  381. /*
  382. * Yield CPU
  383. */
  384. if (!in_atomic())
  385. schedule();
  386. else {
  387. for (iter = 0; iter < 20; iter++)
  388. cpu_relax(); /*This a nop instr on i386 */
  389. }
  390. }
  391. netxen_nic_reg_write(adapter, NETXEN_ROM_LOCK_ID, ROM_LOCK_DRIVER);
  392. return 0;
  393. }
  394. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  395. {
  396. long timeout = 0;
  397. long done = 0;
  398. cond_resched();
  399. while (done == 0) {
  400. done = netxen_nic_reg_read(adapter, NETXEN_ROMUSB_GLB_STATUS);
  401. done &= 2;
  402. timeout++;
  403. if (timeout >= rom_max_timeout) {
  404. printk("Timeout reached waiting for rom done");
  405. return -EIO;
  406. }
  407. }
  408. return 0;
  409. }
  410. #if 0
  411. static int netxen_rom_wren(struct netxen_adapter *adapter)
  412. {
  413. /* Set write enable latch in ROM status register */
  414. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  415. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  416. M25P_INSTR_WREN);
  417. if (netxen_wait_rom_done(adapter)) {
  418. return -1;
  419. }
  420. return 0;
  421. }
  422. static unsigned int netxen_rdcrbreg(struct netxen_adapter *adapter,
  423. unsigned int addr)
  424. {
  425. unsigned int data = 0xdeaddead;
  426. data = netxen_nic_reg_read(adapter, addr);
  427. return data;
  428. }
  429. static int netxen_do_rom_rdsr(struct netxen_adapter *adapter)
  430. {
  431. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  432. M25P_INSTR_RDSR);
  433. if (netxen_wait_rom_done(adapter)) {
  434. return -1;
  435. }
  436. return netxen_rdcrbreg(adapter, NETXEN_ROMUSB_ROM_RDATA);
  437. }
  438. #endif
  439. static void netxen_rom_unlock(struct netxen_adapter *adapter)
  440. {
  441. u32 val;
  442. /* release semaphore2 */
  443. netxen_nic_read_w0(adapter, NETXEN_PCIE_REG(PCIE_SEM2_UNLOCK), &val);
  444. }
  445. #if 0
  446. static int netxen_rom_wip_poll(struct netxen_adapter *adapter)
  447. {
  448. long timeout = 0;
  449. long wip = 1;
  450. int val;
  451. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  452. while (wip != 0) {
  453. val = netxen_do_rom_rdsr(adapter);
  454. wip = val & 1;
  455. timeout++;
  456. if (timeout > rom_max_timeout) {
  457. return -1;
  458. }
  459. }
  460. return 0;
  461. }
  462. static int do_rom_fast_write(struct netxen_adapter *adapter, int addr,
  463. int data)
  464. {
  465. if (netxen_rom_wren(adapter)) {
  466. return -1;
  467. }
  468. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_WDATA, data);
  469. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  470. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  471. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  472. M25P_INSTR_PP);
  473. if (netxen_wait_rom_done(adapter)) {
  474. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  475. return -1;
  476. }
  477. return netxen_rom_wip_poll(adapter);
  478. }
  479. #endif
  480. static int do_rom_fast_read(struct netxen_adapter *adapter,
  481. int addr, int *valp)
  482. {
  483. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  484. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  485. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  486. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  487. if (netxen_wait_rom_done(adapter)) {
  488. printk("Error waiting for rom done\n");
  489. return -EIO;
  490. }
  491. /* reset abyte_cnt and dummy_byte_cnt */
  492. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  493. udelay(10);
  494. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  495. *valp = netxen_nic_reg_read(adapter, NETXEN_ROMUSB_ROM_RDATA);
  496. return 0;
  497. }
  498. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  499. u8 *bytes, size_t size)
  500. {
  501. int addridx;
  502. int ret = 0;
  503. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  504. int v;
  505. ret = do_rom_fast_read(adapter, addridx, &v);
  506. if (ret != 0)
  507. break;
  508. *(__le32 *)bytes = cpu_to_le32(v);
  509. bytes += 4;
  510. }
  511. return ret;
  512. }
  513. int
  514. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  515. u8 *bytes, size_t size)
  516. {
  517. int ret;
  518. ret = rom_lock(adapter);
  519. if (ret < 0)
  520. return ret;
  521. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  522. netxen_rom_unlock(adapter);
  523. return ret;
  524. }
  525. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  526. {
  527. int ret;
  528. if (rom_lock(adapter) != 0)
  529. return -EIO;
  530. ret = do_rom_fast_read(adapter, addr, valp);
  531. netxen_rom_unlock(adapter);
  532. return ret;
  533. }
  534. #if 0
  535. int netxen_rom_fast_write(struct netxen_adapter *adapter, int addr, int data)
  536. {
  537. int ret = 0;
  538. if (rom_lock(adapter) != 0) {
  539. return -1;
  540. }
  541. ret = do_rom_fast_write(adapter, addr, data);
  542. netxen_rom_unlock(adapter);
  543. return ret;
  544. }
  545. static int do_rom_fast_write_words(struct netxen_adapter *adapter,
  546. int addr, u8 *bytes, size_t size)
  547. {
  548. int addridx = addr;
  549. int ret = 0;
  550. while (addridx < (addr + size)) {
  551. int last_attempt = 0;
  552. int timeout = 0;
  553. int data;
  554. data = le32_to_cpu((*(__le32*)bytes));
  555. ret = do_rom_fast_write(adapter, addridx, data);
  556. if (ret < 0)
  557. return ret;
  558. while(1) {
  559. int data1;
  560. ret = do_rom_fast_read(adapter, addridx, &data1);
  561. if (ret < 0)
  562. return ret;
  563. if (data1 == data)
  564. break;
  565. if (timeout++ >= rom_write_timeout) {
  566. if (last_attempt++ < 4) {
  567. ret = do_rom_fast_write(adapter,
  568. addridx, data);
  569. if (ret < 0)
  570. return ret;
  571. }
  572. else {
  573. printk(KERN_INFO "Data write did not "
  574. "succeed at address 0x%x\n", addridx);
  575. break;
  576. }
  577. }
  578. }
  579. bytes += 4;
  580. addridx += 4;
  581. }
  582. return ret;
  583. }
  584. int netxen_rom_fast_write_words(struct netxen_adapter *adapter, int addr,
  585. u8 *bytes, size_t size)
  586. {
  587. int ret = 0;
  588. ret = rom_lock(adapter);
  589. if (ret < 0)
  590. return ret;
  591. ret = do_rom_fast_write_words(adapter, addr, bytes, size);
  592. netxen_rom_unlock(adapter);
  593. return ret;
  594. }
  595. static int netxen_rom_wrsr(struct netxen_adapter *adapter, int data)
  596. {
  597. int ret;
  598. ret = netxen_rom_wren(adapter);
  599. if (ret < 0)
  600. return ret;
  601. netxen_crb_writelit_adapter(adapter, NETXEN_ROMUSB_ROM_WDATA, data);
  602. netxen_crb_writelit_adapter(adapter,
  603. NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0x1);
  604. ret = netxen_wait_rom_done(adapter);
  605. if (ret < 0)
  606. return ret;
  607. return netxen_rom_wip_poll(adapter);
  608. }
  609. static int netxen_rom_rdsr(struct netxen_adapter *adapter)
  610. {
  611. int ret;
  612. ret = rom_lock(adapter);
  613. if (ret < 0)
  614. return ret;
  615. ret = netxen_do_rom_rdsr(adapter);
  616. netxen_rom_unlock(adapter);
  617. return ret;
  618. }
  619. int netxen_backup_crbinit(struct netxen_adapter *adapter)
  620. {
  621. int ret = FLASH_SUCCESS;
  622. int val;
  623. char *buffer = kmalloc(NETXEN_FLASH_SECTOR_SIZE, GFP_KERNEL);
  624. if (!buffer)
  625. return -ENOMEM;
  626. /* unlock sector 63 */
  627. val = netxen_rom_rdsr(adapter);
  628. val = val & 0xe3;
  629. ret = netxen_rom_wrsr(adapter, val);
  630. if (ret != FLASH_SUCCESS)
  631. goto out_kfree;
  632. ret = netxen_rom_wip_poll(adapter);
  633. if (ret != FLASH_SUCCESS)
  634. goto out_kfree;
  635. /* copy sector 0 to sector 63 */
  636. ret = netxen_rom_fast_read_words(adapter, NETXEN_CRBINIT_START,
  637. buffer, NETXEN_FLASH_SECTOR_SIZE);
  638. if (ret != FLASH_SUCCESS)
  639. goto out_kfree;
  640. ret = netxen_rom_fast_write_words(adapter, NETXEN_FIXED_START,
  641. buffer, NETXEN_FLASH_SECTOR_SIZE);
  642. if (ret != FLASH_SUCCESS)
  643. goto out_kfree;
  644. /* lock sector 63 */
  645. val = netxen_rom_rdsr(adapter);
  646. if (!(val & 0x8)) {
  647. val |= (0x1 << 2);
  648. /* lock sector 63 */
  649. if (netxen_rom_wrsr(adapter, val) == 0) {
  650. ret = netxen_rom_wip_poll(adapter);
  651. if (ret != FLASH_SUCCESS)
  652. goto out_kfree;
  653. /* lock SR writes */
  654. ret = netxen_rom_wip_poll(adapter);
  655. if (ret != FLASH_SUCCESS)
  656. goto out_kfree;
  657. }
  658. }
  659. out_kfree:
  660. kfree(buffer);
  661. return ret;
  662. }
  663. static int netxen_do_rom_se(struct netxen_adapter *adapter, int addr)
  664. {
  665. netxen_rom_wren(adapter);
  666. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  667. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  668. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  669. M25P_INSTR_SE);
  670. if (netxen_wait_rom_done(adapter)) {
  671. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  672. return -1;
  673. }
  674. return netxen_rom_wip_poll(adapter);
  675. }
  676. static void check_erased_flash(struct netxen_adapter *adapter, int addr)
  677. {
  678. int i;
  679. int val;
  680. int count = 0, erased_errors = 0;
  681. int range;
  682. range = (addr == NETXEN_USER_START) ?
  683. NETXEN_FIXED_START : addr + NETXEN_FLASH_SECTOR_SIZE;
  684. for (i = addr; i < range; i += 4) {
  685. netxen_rom_fast_read(adapter, i, &val);
  686. if (val != 0xffffffff)
  687. erased_errors++;
  688. count++;
  689. }
  690. if (erased_errors)
  691. printk(KERN_INFO "0x%x out of 0x%x words fail to be erased "
  692. "for sector address: %x\n", erased_errors, count, addr);
  693. }
  694. int netxen_rom_se(struct netxen_adapter *adapter, int addr)
  695. {
  696. int ret = 0;
  697. if (rom_lock(adapter) != 0) {
  698. return -1;
  699. }
  700. ret = netxen_do_rom_se(adapter, addr);
  701. netxen_rom_unlock(adapter);
  702. msleep(30);
  703. check_erased_flash(adapter, addr);
  704. return ret;
  705. }
  706. static int netxen_flash_erase_sections(struct netxen_adapter *adapter,
  707. int start, int end)
  708. {
  709. int ret = FLASH_SUCCESS;
  710. int i;
  711. for (i = start; i < end; i++) {
  712. ret = netxen_rom_se(adapter, i * NETXEN_FLASH_SECTOR_SIZE);
  713. if (ret)
  714. break;
  715. ret = netxen_rom_wip_poll(adapter);
  716. if (ret < 0)
  717. return ret;
  718. }
  719. return ret;
  720. }
  721. int
  722. netxen_flash_erase_secondary(struct netxen_adapter *adapter)
  723. {
  724. int ret = FLASH_SUCCESS;
  725. int start, end;
  726. start = NETXEN_SECONDARY_START / NETXEN_FLASH_SECTOR_SIZE;
  727. end = NETXEN_USER_START / NETXEN_FLASH_SECTOR_SIZE;
  728. ret = netxen_flash_erase_sections(adapter, start, end);
  729. return ret;
  730. }
  731. int
  732. netxen_flash_erase_primary(struct netxen_adapter *adapter)
  733. {
  734. int ret = FLASH_SUCCESS;
  735. int start, end;
  736. start = NETXEN_PRIMARY_START / NETXEN_FLASH_SECTOR_SIZE;
  737. end = NETXEN_SECONDARY_START / NETXEN_FLASH_SECTOR_SIZE;
  738. ret = netxen_flash_erase_sections(adapter, start, end);
  739. return ret;
  740. }
  741. void netxen_halt_pegs(struct netxen_adapter *adapter)
  742. {
  743. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_0 + 0x3c, 1);
  744. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_1 + 0x3c, 1);
  745. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_2 + 0x3c, 1);
  746. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_3 + 0x3c, 1);
  747. }
  748. int netxen_flash_unlock(struct netxen_adapter *adapter)
  749. {
  750. int ret = 0;
  751. ret = netxen_rom_wrsr(adapter, 0);
  752. if (ret < 0)
  753. return ret;
  754. ret = netxen_rom_wren(adapter);
  755. if (ret < 0)
  756. return ret;
  757. return ret;
  758. }
  759. #endif /* 0 */
  760. #define NETXEN_BOARDTYPE 0x4008
  761. #define NETXEN_BOARDNUM 0x400c
  762. #define NETXEN_CHIPNUM 0x4010
  763. int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose)
  764. {
  765. int addr, val;
  766. int i, n, init_delay = 0;
  767. struct crb_addr_pair *buf;
  768. unsigned offset;
  769. u32 off;
  770. /* resetall */
  771. rom_lock(adapter);
  772. netxen_crb_writelit_adapter(adapter, NETXEN_ROMUSB_GLB_SW_RESET,
  773. 0xffffffff);
  774. netxen_rom_unlock(adapter);
  775. if (verbose) {
  776. if (netxen_rom_fast_read(adapter, NETXEN_BOARDTYPE, &val) == 0)
  777. printk("P2 ROM board type: 0x%08x\n", val);
  778. else
  779. printk("Could not read board type\n");
  780. if (netxen_rom_fast_read(adapter, NETXEN_BOARDNUM, &val) == 0)
  781. printk("P2 ROM board num: 0x%08x\n", val);
  782. else
  783. printk("Could not read board number\n");
  784. if (netxen_rom_fast_read(adapter, NETXEN_CHIPNUM, &val) == 0)
  785. printk("P2 ROM chip num: 0x%08x\n", val);
  786. else
  787. printk("Could not read chip number\n");
  788. }
  789. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  790. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  791. (n != 0xcafecafe) ||
  792. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  793. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  794. "n: %08x\n", netxen_nic_driver_name, n);
  795. return -EIO;
  796. }
  797. offset = n & 0xffffU;
  798. n = (n >> 16) & 0xffffU;
  799. } else {
  800. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  801. !(n & 0x80000000)) {
  802. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  803. "n: %08x\n", netxen_nic_driver_name, n);
  804. return -EIO;
  805. }
  806. offset = 1;
  807. n &= ~0x80000000;
  808. }
  809. if (n < 1024) {
  810. if (verbose)
  811. printk(KERN_DEBUG "%s: %d CRB init values found"
  812. " in ROM.\n", netxen_nic_driver_name, n);
  813. } else {
  814. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  815. " initialized.\n", __func__, n);
  816. return -EIO;
  817. }
  818. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  819. if (buf == NULL) {
  820. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  821. netxen_nic_driver_name);
  822. return -ENOMEM;
  823. }
  824. for (i = 0; i < n; i++) {
  825. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  826. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0)
  827. return -EIO;
  828. buf[i].addr = addr;
  829. buf[i].data = val;
  830. if (verbose)
  831. printk(KERN_DEBUG "%s: PCI: 0x%08x == 0x%08x\n",
  832. netxen_nic_driver_name,
  833. (u32)netxen_decode_crb_addr(addr), val);
  834. }
  835. for (i = 0; i < n; i++) {
  836. off = netxen_decode_crb_addr(buf[i].addr);
  837. if (off == NETXEN_ADDR_ERROR) {
  838. printk(KERN_ERR"CRB init value out of range %x\n",
  839. buf[i].addr);
  840. continue;
  841. }
  842. off += NETXEN_PCI_CRBSPACE;
  843. /* skipping cold reboot MAGIC */
  844. if (off == NETXEN_CAM_RAM(0x1fc))
  845. continue;
  846. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  847. /* do not reset PCI */
  848. if (off == (ROMUSB_GLB + 0xbc))
  849. continue;
  850. if (off == (ROMUSB_GLB + 0xa8))
  851. continue;
  852. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  853. continue;
  854. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  855. continue;
  856. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  857. continue;
  858. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18))
  859. buf[i].data = 0x1020;
  860. /* skip the function enable register */
  861. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  862. continue;
  863. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  864. continue;
  865. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  866. continue;
  867. }
  868. if (off == NETXEN_ADDR_ERROR) {
  869. printk(KERN_ERR "%s: Err: Unknown addr: 0x%08x\n",
  870. netxen_nic_driver_name, buf[i].addr);
  871. continue;
  872. }
  873. init_delay = 1;
  874. /* After writing this register, HW needs time for CRB */
  875. /* to quiet down (else crb_window returns 0xffffffff) */
  876. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  877. init_delay = 1000;
  878. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  879. /* hold xdma in reset also */
  880. buf[i].data = NETXEN_NIC_XDMA_RESET;
  881. buf[i].data = 0x8000ff;
  882. }
  883. }
  884. adapter->hw_write_wx(adapter, off, &buf[i].data, 4);
  885. msleep(init_delay);
  886. }
  887. kfree(buf);
  888. /* disable_peg_cache_all */
  889. /* unreset_net_cache */
  890. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  891. adapter->hw_read_wx(adapter,
  892. NETXEN_ROMUSB_GLB_SW_RESET, &val, 4);
  893. netxen_crb_writelit_adapter(adapter,
  894. NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  895. }
  896. /* p2dn replyCount */
  897. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  898. /* disable_peg_cache 0 */
  899. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  900. /* disable_peg_cache 1 */
  901. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  902. /* peg_clr_all */
  903. /* peg_clr 0 */
  904. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  905. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  906. /* peg_clr 1 */
  907. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  908. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  909. /* peg_clr 2 */
  910. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  911. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  912. /* peg_clr 3 */
  913. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  914. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  915. return 0;
  916. }
  917. int netxen_initialize_adapter_offload(struct netxen_adapter *adapter)
  918. {
  919. uint64_t addr;
  920. uint32_t hi;
  921. uint32_t lo;
  922. adapter->dummy_dma.addr =
  923. pci_alloc_consistent(adapter->pdev,
  924. NETXEN_HOST_DUMMY_DMA_SIZE,
  925. &adapter->dummy_dma.phys_addr);
  926. if (adapter->dummy_dma.addr == NULL) {
  927. printk("%s: ERROR: Could not allocate dummy DMA memory\n",
  928. __func__);
  929. return -ENOMEM;
  930. }
  931. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  932. hi = (addr >> 32) & 0xffffffff;
  933. lo = addr & 0xffffffff;
  934. adapter->pci_write_normalize(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  935. adapter->pci_write_normalize(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  936. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  937. uint32_t temp = 0;
  938. adapter->hw_write_wx(adapter, CRB_HOST_DUMMY_BUF, &temp, 4);
  939. }
  940. return 0;
  941. }
  942. void netxen_free_adapter_offload(struct netxen_adapter *adapter)
  943. {
  944. int i = 100;
  945. if (!adapter->dummy_dma.addr)
  946. return;
  947. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  948. do {
  949. if (dma_watchdog_shutdown_request(adapter) == 1)
  950. break;
  951. msleep(50);
  952. if (dma_watchdog_shutdown_poll_result(adapter) == 1)
  953. break;
  954. } while (--i);
  955. }
  956. if (i) {
  957. pci_free_consistent(adapter->pdev,
  958. NETXEN_HOST_DUMMY_DMA_SIZE,
  959. adapter->dummy_dma.addr,
  960. adapter->dummy_dma.phys_addr);
  961. adapter->dummy_dma.addr = NULL;
  962. } else {
  963. printk(KERN_ERR "%s: dma_watchdog_shutdown failed\n",
  964. adapter->netdev->name);
  965. }
  966. }
  967. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  968. {
  969. u32 val = 0;
  970. int retries = 60;
  971. if (!pegtune_val) {
  972. do {
  973. val = adapter->pci_read_normalize(adapter,
  974. CRB_CMDPEG_STATE);
  975. if (val == PHAN_INITIALIZE_COMPLETE ||
  976. val == PHAN_INITIALIZE_ACK)
  977. return 0;
  978. msleep(500);
  979. } while (--retries);
  980. if (!retries) {
  981. pegtune_val = adapter->pci_read_normalize(adapter,
  982. NETXEN_ROMUSB_GLB_PEGTUNE_DONE);
  983. printk(KERN_WARNING "netxen_phantom_init: init failed, "
  984. "pegtune_val=%x\n", pegtune_val);
  985. return -1;
  986. }
  987. }
  988. return 0;
  989. }
  990. int netxen_receive_peg_ready(struct netxen_adapter *adapter)
  991. {
  992. u32 val = 0;
  993. int retries = 2000;
  994. do {
  995. val = adapter->pci_read_normalize(adapter, CRB_RCVPEG_STATE);
  996. if (val == PHAN_PEG_RCV_INITIALIZED)
  997. return 0;
  998. msleep(10);
  999. } while (--retries);
  1000. if (!retries) {
  1001. printk(KERN_ERR "Receive Peg initialization not "
  1002. "complete, state: 0x%x.\n", val);
  1003. return -EIO;
  1004. }
  1005. return 0;
  1006. }
  1007. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  1008. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  1009. {
  1010. struct netxen_rx_buffer *buffer;
  1011. struct sk_buff *skb;
  1012. buffer = &rds_ring->rx_buf_arr[index];
  1013. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  1014. PCI_DMA_FROMDEVICE);
  1015. skb = buffer->skb;
  1016. if (!skb)
  1017. goto no_skb;
  1018. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  1019. adapter->stats.csummed++;
  1020. skb->ip_summed = CHECKSUM_UNNECESSARY;
  1021. } else
  1022. skb->ip_summed = CHECKSUM_NONE;
  1023. skb->dev = adapter->netdev;
  1024. buffer->skb = NULL;
  1025. no_skb:
  1026. buffer->state = NETXEN_BUFFER_FREE;
  1027. buffer->lro_current_frags = 0;
  1028. buffer->lro_expected_frags = 0;
  1029. list_add_tail(&buffer->list, &rds_ring->free_list);
  1030. return skb;
  1031. }
  1032. /*
  1033. * netxen_process_rcv() send the received packet to the protocol stack.
  1034. * and if the number of receives exceeds RX_BUFFERS_REFILL, then we
  1035. * invoke the routine to send more rx buffers to the Phantom...
  1036. */
  1037. static void netxen_process_rcv(struct netxen_adapter *adapter, int ctxid,
  1038. struct status_desc *desc, struct status_desc *frag_desc)
  1039. {
  1040. struct net_device *netdev = adapter->netdev;
  1041. u64 sts_data = le64_to_cpu(desc->status_desc_data);
  1042. int index = netxen_get_sts_refhandle(sts_data);
  1043. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctxid]);
  1044. struct netxen_rx_buffer *buffer;
  1045. struct sk_buff *skb;
  1046. u32 length = netxen_get_sts_totallength(sts_data);
  1047. u32 desc_ctx;
  1048. u16 pkt_offset = 0, cksum;
  1049. struct nx_host_rds_ring *rds_ring;
  1050. desc_ctx = netxen_get_sts_type(sts_data);
  1051. if (unlikely(desc_ctx >= NUM_RCV_DESC_RINGS)) {
  1052. printk("%s: %s Bad Rcv descriptor ring\n",
  1053. netxen_nic_driver_name, netdev->name);
  1054. return;
  1055. }
  1056. rds_ring = &recv_ctx->rds_rings[desc_ctx];
  1057. if (unlikely(index > rds_ring->max_rx_desc_count)) {
  1058. DPRINTK(ERR, "Got a buffer index:%x Max is %x\n",
  1059. index, rds_ring->max_rx_desc_count);
  1060. return;
  1061. }
  1062. buffer = &rds_ring->rx_buf_arr[index];
  1063. if (desc_ctx == RCV_DESC_LRO_CTXID) {
  1064. buffer->lro_current_frags++;
  1065. if (netxen_get_sts_desc_lro_last_frag(desc)) {
  1066. buffer->lro_expected_frags =
  1067. netxen_get_sts_desc_lro_cnt(desc);
  1068. buffer->lro_length = length;
  1069. }
  1070. if (buffer->lro_current_frags != buffer->lro_expected_frags) {
  1071. if (buffer->lro_expected_frags != 0) {
  1072. printk("LRO: (refhandle:%x) recv frag. "
  1073. "wait for last. flags: %x expected:%d "
  1074. "have:%d\n", index,
  1075. netxen_get_sts_desc_lro_last_frag(desc),
  1076. buffer->lro_expected_frags,
  1077. buffer->lro_current_frags);
  1078. }
  1079. return;
  1080. }
  1081. }
  1082. cksum = netxen_get_sts_status(sts_data);
  1083. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  1084. if (!skb)
  1085. return;
  1086. if (desc_ctx == RCV_DESC_LRO_CTXID) {
  1087. /* True length was only available on the last pkt */
  1088. skb_put(skb, buffer->lro_length);
  1089. } else {
  1090. if (length > rds_ring->skb_size)
  1091. skb_put(skb, rds_ring->skb_size);
  1092. else
  1093. skb_put(skb, length);
  1094. pkt_offset = netxen_get_sts_pkt_offset(sts_data);
  1095. if (pkt_offset)
  1096. skb_pull(skb, pkt_offset);
  1097. }
  1098. skb->protocol = eth_type_trans(skb, netdev);
  1099. /*
  1100. * rx buffer chaining is disabled, walk and free
  1101. * any spurious rx buffer chain.
  1102. */
  1103. if (frag_desc) {
  1104. u16 i, nr_frags = desc->nr_frags;
  1105. dev_kfree_skb_any(skb);
  1106. for (i = 0; i < nr_frags; i++) {
  1107. index = le16_to_cpu(frag_desc->frag_handles[i]);
  1108. skb = netxen_process_rxbuf(adapter,
  1109. rds_ring, index, cksum);
  1110. if (skb)
  1111. dev_kfree_skb_any(skb);
  1112. }
  1113. adapter->stats.rxdropped++;
  1114. } else {
  1115. netif_receive_skb(skb);
  1116. adapter->stats.no_rcv++;
  1117. adapter->stats.rxbytes += length;
  1118. }
  1119. }
  1120. /* Process Receive status ring */
  1121. u32 netxen_process_rcv_ring(struct netxen_adapter *adapter, int ctxid, int max)
  1122. {
  1123. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctxid]);
  1124. struct status_desc *desc_head = recv_ctx->rcv_status_desc_head;
  1125. struct status_desc *desc, *frag_desc;
  1126. u32 consumer = recv_ctx->status_rx_consumer;
  1127. int count = 0, ring;
  1128. u64 sts_data;
  1129. u16 opcode;
  1130. while (count < max) {
  1131. desc = &desc_head[consumer];
  1132. if (!(netxen_get_sts_owner(desc) & STATUS_OWNER_HOST)) {
  1133. DPRINTK(ERR, "desc %p ownedby %x\n", desc,
  1134. netxen_get_sts_owner(desc));
  1135. break;
  1136. }
  1137. sts_data = le64_to_cpu(desc->status_desc_data);
  1138. opcode = netxen_get_sts_opcode(sts_data);
  1139. frag_desc = NULL;
  1140. if (opcode == NETXEN_NIC_RXPKT_DESC) {
  1141. if (desc->nr_frags) {
  1142. consumer = get_next_index(consumer,
  1143. adapter->max_rx_desc_count);
  1144. frag_desc = &desc_head[consumer];
  1145. netxen_set_sts_owner(frag_desc,
  1146. STATUS_OWNER_PHANTOM);
  1147. }
  1148. }
  1149. netxen_process_rcv(adapter, ctxid, desc, frag_desc);
  1150. netxen_set_sts_owner(desc, STATUS_OWNER_PHANTOM);
  1151. consumer = get_next_index(consumer,
  1152. adapter->max_rx_desc_count);
  1153. count++;
  1154. }
  1155. for (ring = 0; ring < adapter->max_rds_rings; ring++)
  1156. netxen_post_rx_buffers_nodb(adapter, ctxid, ring);
  1157. /* update the consumer index in phantom */
  1158. if (count) {
  1159. recv_ctx->status_rx_consumer = consumer;
  1160. /* Window = 1 */
  1161. adapter->pci_write_normalize(adapter,
  1162. recv_ctx->crb_sts_consumer, consumer);
  1163. }
  1164. return count;
  1165. }
  1166. /* Process Command status ring */
  1167. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1168. {
  1169. u32 last_consumer, consumer;
  1170. int count = 0, i;
  1171. struct netxen_cmd_buffer *buffer;
  1172. struct pci_dev *pdev = adapter->pdev;
  1173. struct net_device *netdev = adapter->netdev;
  1174. struct netxen_skb_frag *frag;
  1175. int done = 0;
  1176. last_consumer = adapter->last_cmd_consumer;
  1177. consumer = le32_to_cpu(*(adapter->cmd_consumer));
  1178. while (last_consumer != consumer) {
  1179. buffer = &adapter->cmd_buf_arr[last_consumer];
  1180. if (buffer->skb) {
  1181. frag = &buffer->frag_array[0];
  1182. pci_unmap_single(pdev, frag->dma, frag->length,
  1183. PCI_DMA_TODEVICE);
  1184. frag->dma = 0ULL;
  1185. for (i = 1; i < buffer->frag_count; i++) {
  1186. frag++; /* Get the next frag */
  1187. pci_unmap_page(pdev, frag->dma, frag->length,
  1188. PCI_DMA_TODEVICE);
  1189. frag->dma = 0ULL;
  1190. }
  1191. adapter->stats.xmitfinished++;
  1192. dev_kfree_skb_any(buffer->skb);
  1193. buffer->skb = NULL;
  1194. }
  1195. last_consumer = get_next_index(last_consumer,
  1196. adapter->max_tx_desc_count);
  1197. if (++count >= MAX_STATUS_HANDLE)
  1198. break;
  1199. }
  1200. if (count) {
  1201. adapter->last_cmd_consumer = last_consumer;
  1202. smp_mb();
  1203. if (netif_queue_stopped(netdev) && netif_running(netdev)) {
  1204. netif_tx_lock(netdev);
  1205. netif_wake_queue(netdev);
  1206. smp_mb();
  1207. netif_tx_unlock(netdev);
  1208. }
  1209. }
  1210. /*
  1211. * If everything is freed up to consumer then check if the ring is full
  1212. * If the ring is full then check if more needs to be freed and
  1213. * schedule the call back again.
  1214. *
  1215. * This happens when there are 2 CPUs. One could be freeing and the
  1216. * other filling it. If the ring is full when we get out of here and
  1217. * the card has already interrupted the host then the host can miss the
  1218. * interrupt.
  1219. *
  1220. * There is still a possible race condition and the host could miss an
  1221. * interrupt. The card has to take care of this.
  1222. */
  1223. consumer = le32_to_cpu(*(adapter->cmd_consumer));
  1224. done = (last_consumer == consumer);
  1225. return (done);
  1226. }
  1227. /*
  1228. * netxen_post_rx_buffers puts buffer in the Phantom memory
  1229. */
  1230. void netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ctx, u32 ringid)
  1231. {
  1232. struct pci_dev *pdev = adapter->pdev;
  1233. struct sk_buff *skb;
  1234. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctx]);
  1235. struct nx_host_rds_ring *rds_ring = NULL;
  1236. uint producer;
  1237. struct rcv_desc *pdesc;
  1238. struct netxen_rx_buffer *buffer;
  1239. int count = 0;
  1240. netxen_ctx_msg msg = 0;
  1241. dma_addr_t dma;
  1242. struct list_head *head;
  1243. rds_ring = &recv_ctx->rds_rings[ringid];
  1244. producer = rds_ring->producer;
  1245. head = &rds_ring->free_list;
  1246. /* We can start writing rx descriptors into the phantom memory. */
  1247. while (!list_empty(head)) {
  1248. skb = dev_alloc_skb(rds_ring->skb_size);
  1249. if (unlikely(!skb)) {
  1250. break;
  1251. }
  1252. if (!adapter->ahw.cut_through)
  1253. skb_reserve(skb, 2);
  1254. dma = pci_map_single(pdev, skb->data,
  1255. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1256. if (pci_dma_mapping_error(pdev, dma)) {
  1257. dev_kfree_skb_any(skb);
  1258. break;
  1259. }
  1260. count++;
  1261. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1262. list_del(&buffer->list);
  1263. buffer->skb = skb;
  1264. buffer->state = NETXEN_BUFFER_BUSY;
  1265. buffer->dma = dma;
  1266. /* make a rcv descriptor */
  1267. pdesc = &rds_ring->desc_head[producer];
  1268. pdesc->addr_buffer = cpu_to_le64(dma);
  1269. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1270. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1271. producer = get_next_index(producer, rds_ring->max_rx_desc_count);
  1272. }
  1273. /* if we did allocate buffers, then write the count to Phantom */
  1274. if (count) {
  1275. rds_ring->producer = producer;
  1276. /* Window = 1 */
  1277. adapter->pci_write_normalize(adapter,
  1278. rds_ring->crb_rcv_producer,
  1279. (producer-1) & (rds_ring->max_rx_desc_count-1));
  1280. if (adapter->fw_major < 4) {
  1281. /*
  1282. * Write a doorbell msg to tell phanmon of change in
  1283. * receive ring producer
  1284. * Only for firmware version < 4.0.0
  1285. */
  1286. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1287. netxen_set_msg_privid(msg);
  1288. netxen_set_msg_count(msg,
  1289. ((producer -
  1290. 1) & (rds_ring->
  1291. max_rx_desc_count - 1)));
  1292. netxen_set_msg_ctxid(msg, adapter->portnum);
  1293. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1294. writel(msg,
  1295. DB_NORMALIZE(adapter,
  1296. NETXEN_RCV_PRODUCER_OFFSET));
  1297. }
  1298. }
  1299. }
  1300. static void netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1301. uint32_t ctx, uint32_t ringid)
  1302. {
  1303. struct pci_dev *pdev = adapter->pdev;
  1304. struct sk_buff *skb;
  1305. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctx]);
  1306. struct nx_host_rds_ring *rds_ring = NULL;
  1307. u32 producer;
  1308. struct rcv_desc *pdesc;
  1309. struct netxen_rx_buffer *buffer;
  1310. int count = 0;
  1311. struct list_head *head;
  1312. dma_addr_t dma;
  1313. rds_ring = &recv_ctx->rds_rings[ringid];
  1314. producer = rds_ring->producer;
  1315. head = &rds_ring->free_list;
  1316. /* We can start writing rx descriptors into the phantom memory. */
  1317. while (!list_empty(head)) {
  1318. skb = dev_alloc_skb(rds_ring->skb_size);
  1319. if (unlikely(!skb)) {
  1320. break;
  1321. }
  1322. if (!adapter->ahw.cut_through)
  1323. skb_reserve(skb, 2);
  1324. dma = pci_map_single(pdev, skb->data,
  1325. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1326. if (pci_dma_mapping_error(pdev, dma)) {
  1327. dev_kfree_skb_any(skb);
  1328. break;
  1329. }
  1330. count++;
  1331. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1332. list_del(&buffer->list);
  1333. buffer->skb = skb;
  1334. buffer->state = NETXEN_BUFFER_BUSY;
  1335. buffer->dma = dma;
  1336. /* make a rcv descriptor */
  1337. pdesc = &rds_ring->desc_head[producer];
  1338. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1339. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1340. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1341. producer = get_next_index(producer, rds_ring->max_rx_desc_count);
  1342. }
  1343. /* if we did allocate buffers, then write the count to Phantom */
  1344. if (count) {
  1345. rds_ring->producer = producer;
  1346. /* Window = 1 */
  1347. adapter->pci_write_normalize(adapter,
  1348. rds_ring->crb_rcv_producer,
  1349. (producer-1) & (rds_ring->max_rx_desc_count-1));
  1350. wmb();
  1351. }
  1352. }
  1353. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1354. {
  1355. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1356. return;
  1357. }