qeth_core_main.c 124 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #include <linux/module.h>
  11. #include <linux/moduleparam.h>
  12. #include <linux/string.h>
  13. #include <linux/errno.h>
  14. #include <linux/kernel.h>
  15. #include <linux/ip.h>
  16. #include <linux/ipv6.h>
  17. #include <linux/tcp.h>
  18. #include <linux/mii.h>
  19. #include <linux/kthread.h>
  20. #include <asm-s390/ebcdic.h>
  21. #include <asm-s390/io.h>
  22. #include <asm/s390_rdev.h>
  23. #include "qeth_core.h"
  24. #include "qeth_core_offl.h"
  25. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  26. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  27. /* N P A M L V H */
  28. [QETH_DBF_SETUP] = {"qeth_setup",
  29. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  30. [QETH_DBF_QERR] = {"qeth_qerr",
  31. 2, 1, 8, 2, &debug_hex_ascii_view, NULL},
  32. [QETH_DBF_TRACE] = {"qeth_trace",
  33. 4, 1, 8, 3, &debug_hex_ascii_view, NULL},
  34. [QETH_DBF_MSG] = {"qeth_msg",
  35. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  36. [QETH_DBF_SENSE] = {"qeth_sense",
  37. 2, 1, 64, 2, &debug_hex_ascii_view, NULL},
  38. [QETH_DBF_MISC] = {"qeth_misc",
  39. 2, 1, 256, 2, &debug_hex_ascii_view, NULL},
  40. [QETH_DBF_CTRL] = {"qeth_control",
  41. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  42. };
  43. EXPORT_SYMBOL_GPL(qeth_dbf);
  44. struct qeth_card_list_struct qeth_core_card_list;
  45. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  46. static struct device *qeth_core_root_dev;
  47. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  48. static struct lock_class_key qdio_out_skb_queue_key;
  49. static void qeth_send_control_data_cb(struct qeth_channel *,
  50. struct qeth_cmd_buffer *);
  51. static int qeth_issue_next_read(struct qeth_card *);
  52. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  53. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  54. static void qeth_free_buffer_pool(struct qeth_card *);
  55. static int qeth_qdio_establish(struct qeth_card *);
  56. static inline void __qeth_fill_buffer_frag(struct sk_buff *skb,
  57. struct qdio_buffer *buffer, int is_tso,
  58. int *next_element_to_fill)
  59. {
  60. struct skb_frag_struct *frag;
  61. int fragno;
  62. unsigned long addr;
  63. int element, cnt, dlen;
  64. fragno = skb_shinfo(skb)->nr_frags;
  65. element = *next_element_to_fill;
  66. dlen = 0;
  67. if (is_tso)
  68. buffer->element[element].flags =
  69. SBAL_FLAGS_MIDDLE_FRAG;
  70. else
  71. buffer->element[element].flags =
  72. SBAL_FLAGS_FIRST_FRAG;
  73. dlen = skb->len - skb->data_len;
  74. if (dlen) {
  75. buffer->element[element].addr = skb->data;
  76. buffer->element[element].length = dlen;
  77. element++;
  78. }
  79. for (cnt = 0; cnt < fragno; cnt++) {
  80. frag = &skb_shinfo(skb)->frags[cnt];
  81. addr = (page_to_pfn(frag->page) << PAGE_SHIFT) +
  82. frag->page_offset;
  83. buffer->element[element].addr = (char *)addr;
  84. buffer->element[element].length = frag->size;
  85. if (cnt < (fragno - 1))
  86. buffer->element[element].flags =
  87. SBAL_FLAGS_MIDDLE_FRAG;
  88. else
  89. buffer->element[element].flags =
  90. SBAL_FLAGS_LAST_FRAG;
  91. element++;
  92. }
  93. *next_element_to_fill = element;
  94. }
  95. static inline const char *qeth_get_cardname(struct qeth_card *card)
  96. {
  97. if (card->info.guestlan) {
  98. switch (card->info.type) {
  99. case QETH_CARD_TYPE_OSAE:
  100. return " Guest LAN QDIO";
  101. case QETH_CARD_TYPE_IQD:
  102. return " Guest LAN Hiper";
  103. default:
  104. return " unknown";
  105. }
  106. } else {
  107. switch (card->info.type) {
  108. case QETH_CARD_TYPE_OSAE:
  109. return " OSD Express";
  110. case QETH_CARD_TYPE_IQD:
  111. return " HiperSockets";
  112. case QETH_CARD_TYPE_OSN:
  113. return " OSN QDIO";
  114. default:
  115. return " unknown";
  116. }
  117. }
  118. return " n/a";
  119. }
  120. /* max length to be returned: 14 */
  121. const char *qeth_get_cardname_short(struct qeth_card *card)
  122. {
  123. if (card->info.guestlan) {
  124. switch (card->info.type) {
  125. case QETH_CARD_TYPE_OSAE:
  126. return "GuestLAN QDIO";
  127. case QETH_CARD_TYPE_IQD:
  128. return "GuestLAN Hiper";
  129. default:
  130. return "unknown";
  131. }
  132. } else {
  133. switch (card->info.type) {
  134. case QETH_CARD_TYPE_OSAE:
  135. switch (card->info.link_type) {
  136. case QETH_LINK_TYPE_FAST_ETH:
  137. return "OSD_100";
  138. case QETH_LINK_TYPE_HSTR:
  139. return "HSTR";
  140. case QETH_LINK_TYPE_GBIT_ETH:
  141. return "OSD_1000";
  142. case QETH_LINK_TYPE_10GBIT_ETH:
  143. return "OSD_10GIG";
  144. case QETH_LINK_TYPE_LANE_ETH100:
  145. return "OSD_FE_LANE";
  146. case QETH_LINK_TYPE_LANE_TR:
  147. return "OSD_TR_LANE";
  148. case QETH_LINK_TYPE_LANE_ETH1000:
  149. return "OSD_GbE_LANE";
  150. case QETH_LINK_TYPE_LANE:
  151. return "OSD_ATM_LANE";
  152. default:
  153. return "OSD_Express";
  154. }
  155. case QETH_CARD_TYPE_IQD:
  156. return "HiperSockets";
  157. case QETH_CARD_TYPE_OSN:
  158. return "OSN";
  159. default:
  160. return "unknown";
  161. }
  162. }
  163. return "n/a";
  164. }
  165. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  166. int clear_start_mask)
  167. {
  168. unsigned long flags;
  169. spin_lock_irqsave(&card->thread_mask_lock, flags);
  170. card->thread_allowed_mask = threads;
  171. if (clear_start_mask)
  172. card->thread_start_mask &= threads;
  173. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  174. wake_up(&card->wait_q);
  175. }
  176. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  177. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  178. {
  179. unsigned long flags;
  180. int rc = 0;
  181. spin_lock_irqsave(&card->thread_mask_lock, flags);
  182. rc = (card->thread_running_mask & threads);
  183. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  184. return rc;
  185. }
  186. EXPORT_SYMBOL_GPL(qeth_threads_running);
  187. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  188. {
  189. return wait_event_interruptible(card->wait_q,
  190. qeth_threads_running(card, threads) == 0);
  191. }
  192. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  193. void qeth_clear_working_pool_list(struct qeth_card *card)
  194. {
  195. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  196. QETH_DBF_TEXT(TRACE, 5, "clwrklst");
  197. list_for_each_entry_safe(pool_entry, tmp,
  198. &card->qdio.in_buf_pool.entry_list, list){
  199. list_del(&pool_entry->list);
  200. }
  201. }
  202. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  203. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  204. {
  205. struct qeth_buffer_pool_entry *pool_entry;
  206. void *ptr;
  207. int i, j;
  208. QETH_DBF_TEXT(TRACE, 5, "alocpool");
  209. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  210. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  211. if (!pool_entry) {
  212. qeth_free_buffer_pool(card);
  213. return -ENOMEM;
  214. }
  215. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  216. ptr = (void *) __get_free_page(GFP_KERNEL);
  217. if (!ptr) {
  218. while (j > 0)
  219. free_page((unsigned long)
  220. pool_entry->elements[--j]);
  221. kfree(pool_entry);
  222. qeth_free_buffer_pool(card);
  223. return -ENOMEM;
  224. }
  225. pool_entry->elements[j] = ptr;
  226. }
  227. list_add(&pool_entry->init_list,
  228. &card->qdio.init_pool.entry_list);
  229. }
  230. return 0;
  231. }
  232. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  233. {
  234. QETH_DBF_TEXT(TRACE, 2, "realcbp");
  235. if ((card->state != CARD_STATE_DOWN) &&
  236. (card->state != CARD_STATE_RECOVER))
  237. return -EPERM;
  238. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  239. qeth_clear_working_pool_list(card);
  240. qeth_free_buffer_pool(card);
  241. card->qdio.in_buf_pool.buf_count = bufcnt;
  242. card->qdio.init_pool.buf_count = bufcnt;
  243. return qeth_alloc_buffer_pool(card);
  244. }
  245. int qeth_set_large_send(struct qeth_card *card,
  246. enum qeth_large_send_types type)
  247. {
  248. int rc = 0;
  249. if (card->dev == NULL) {
  250. card->options.large_send = type;
  251. return 0;
  252. }
  253. if (card->state == CARD_STATE_UP)
  254. netif_tx_disable(card->dev);
  255. card->options.large_send = type;
  256. switch (card->options.large_send) {
  257. case QETH_LARGE_SEND_EDDP:
  258. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  259. NETIF_F_HW_CSUM;
  260. break;
  261. case QETH_LARGE_SEND_TSO:
  262. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  263. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  264. NETIF_F_HW_CSUM;
  265. } else {
  266. PRINT_WARN("TSO not supported on %s. "
  267. "large_send set to 'no'.\n",
  268. card->dev->name);
  269. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  270. NETIF_F_HW_CSUM);
  271. card->options.large_send = QETH_LARGE_SEND_NO;
  272. rc = -EOPNOTSUPP;
  273. }
  274. break;
  275. default: /* includes QETH_LARGE_SEND_NO */
  276. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  277. NETIF_F_HW_CSUM);
  278. break;
  279. }
  280. if (card->state == CARD_STATE_UP)
  281. netif_wake_queue(card->dev);
  282. return rc;
  283. }
  284. EXPORT_SYMBOL_GPL(qeth_set_large_send);
  285. static int qeth_issue_next_read(struct qeth_card *card)
  286. {
  287. int rc;
  288. struct qeth_cmd_buffer *iob;
  289. QETH_DBF_TEXT(TRACE, 5, "issnxrd");
  290. if (card->read.state != CH_STATE_UP)
  291. return -EIO;
  292. iob = qeth_get_buffer(&card->read);
  293. if (!iob) {
  294. PRINT_WARN("issue_next_read failed: no iob available!\n");
  295. return -ENOMEM;
  296. }
  297. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  298. QETH_DBF_TEXT(TRACE, 6, "noirqpnd");
  299. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  300. (addr_t) iob, 0, 0);
  301. if (rc) {
  302. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  303. atomic_set(&card->read.irq_pending, 0);
  304. qeth_schedule_recovery(card);
  305. wake_up(&card->wait_q);
  306. }
  307. return rc;
  308. }
  309. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  310. {
  311. struct qeth_reply *reply;
  312. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  313. if (reply) {
  314. atomic_set(&reply->refcnt, 1);
  315. atomic_set(&reply->received, 0);
  316. reply->card = card;
  317. };
  318. return reply;
  319. }
  320. static void qeth_get_reply(struct qeth_reply *reply)
  321. {
  322. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  323. atomic_inc(&reply->refcnt);
  324. }
  325. static void qeth_put_reply(struct qeth_reply *reply)
  326. {
  327. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  328. if (atomic_dec_and_test(&reply->refcnt))
  329. kfree(reply);
  330. }
  331. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  332. struct qeth_card *card)
  333. {
  334. char *ipa_name;
  335. int com = cmd->hdr.command;
  336. ipa_name = qeth_get_ipa_cmd_name(com);
  337. if (rc)
  338. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s returned x%X \"%s\"\n",
  339. ipa_name, com, QETH_CARD_IFNAME(card),
  340. rc, qeth_get_ipa_msg(rc));
  341. else
  342. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s succeeded\n",
  343. ipa_name, com, QETH_CARD_IFNAME(card));
  344. }
  345. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  346. struct qeth_cmd_buffer *iob)
  347. {
  348. struct qeth_ipa_cmd *cmd = NULL;
  349. QETH_DBF_TEXT(TRACE, 5, "chkipad");
  350. if (IS_IPA(iob->data)) {
  351. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  352. if (IS_IPA_REPLY(cmd)) {
  353. if (cmd->hdr.command < IPA_CMD_SETCCID ||
  354. cmd->hdr.command > IPA_CMD_MODCCID)
  355. qeth_issue_ipa_msg(cmd,
  356. cmd->hdr.return_code, card);
  357. return cmd;
  358. } else {
  359. switch (cmd->hdr.command) {
  360. case IPA_CMD_STOPLAN:
  361. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  362. "there is a network problem or "
  363. "someone pulled the cable or "
  364. "disabled the port.\n",
  365. QETH_CARD_IFNAME(card),
  366. card->info.chpid);
  367. card->lan_online = 0;
  368. if (card->dev && netif_carrier_ok(card->dev))
  369. netif_carrier_off(card->dev);
  370. return NULL;
  371. case IPA_CMD_STARTLAN:
  372. PRINT_INFO("Link reestablished on %s "
  373. "(CHPID 0x%X). Scheduling "
  374. "IP address reset.\n",
  375. QETH_CARD_IFNAME(card),
  376. card->info.chpid);
  377. netif_carrier_on(card->dev);
  378. card->lan_online = 1;
  379. qeth_schedule_recovery(card);
  380. return NULL;
  381. case IPA_CMD_MODCCID:
  382. return cmd;
  383. case IPA_CMD_REGISTER_LOCAL_ADDR:
  384. QETH_DBF_TEXT(TRACE, 3, "irla");
  385. break;
  386. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  387. QETH_DBF_TEXT(TRACE, 3, "urla");
  388. break;
  389. default:
  390. PRINT_WARN("Received data is IPA "
  391. "but not a reply!\n");
  392. break;
  393. }
  394. }
  395. }
  396. return cmd;
  397. }
  398. void qeth_clear_ipacmd_list(struct qeth_card *card)
  399. {
  400. struct qeth_reply *reply, *r;
  401. unsigned long flags;
  402. QETH_DBF_TEXT(TRACE, 4, "clipalst");
  403. spin_lock_irqsave(&card->lock, flags);
  404. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  405. qeth_get_reply(reply);
  406. reply->rc = -EIO;
  407. atomic_inc(&reply->received);
  408. list_del_init(&reply->list);
  409. wake_up(&reply->wait_q);
  410. qeth_put_reply(reply);
  411. }
  412. spin_unlock_irqrestore(&card->lock, flags);
  413. }
  414. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  415. static int qeth_check_idx_response(unsigned char *buffer)
  416. {
  417. if (!buffer)
  418. return 0;
  419. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  420. if ((buffer[2] & 0xc0) == 0xc0) {
  421. PRINT_WARN("received an IDX TERMINATE "
  422. "with cause code 0x%02x%s\n",
  423. buffer[4],
  424. ((buffer[4] == 0x22) ?
  425. " -- try another portname" : ""));
  426. QETH_DBF_TEXT(TRACE, 2, "ckidxres");
  427. QETH_DBF_TEXT(TRACE, 2, " idxterm");
  428. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -EIO);
  429. return -EIO;
  430. }
  431. return 0;
  432. }
  433. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  434. __u32 len)
  435. {
  436. struct qeth_card *card;
  437. QETH_DBF_TEXT(TRACE, 4, "setupccw");
  438. card = CARD_FROM_CDEV(channel->ccwdev);
  439. if (channel == &card->read)
  440. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  441. else
  442. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  443. channel->ccw.count = len;
  444. channel->ccw.cda = (__u32) __pa(iob);
  445. }
  446. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  447. {
  448. __u8 index;
  449. QETH_DBF_TEXT(TRACE, 6, "getbuff");
  450. index = channel->io_buf_no;
  451. do {
  452. if (channel->iob[index].state == BUF_STATE_FREE) {
  453. channel->iob[index].state = BUF_STATE_LOCKED;
  454. channel->io_buf_no = (channel->io_buf_no + 1) %
  455. QETH_CMD_BUFFER_NO;
  456. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  457. return channel->iob + index;
  458. }
  459. index = (index + 1) % QETH_CMD_BUFFER_NO;
  460. } while (index != channel->io_buf_no);
  461. return NULL;
  462. }
  463. void qeth_release_buffer(struct qeth_channel *channel,
  464. struct qeth_cmd_buffer *iob)
  465. {
  466. unsigned long flags;
  467. QETH_DBF_TEXT(TRACE, 6, "relbuff");
  468. spin_lock_irqsave(&channel->iob_lock, flags);
  469. memset(iob->data, 0, QETH_BUFSIZE);
  470. iob->state = BUF_STATE_FREE;
  471. iob->callback = qeth_send_control_data_cb;
  472. iob->rc = 0;
  473. spin_unlock_irqrestore(&channel->iob_lock, flags);
  474. }
  475. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  476. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  477. {
  478. struct qeth_cmd_buffer *buffer = NULL;
  479. unsigned long flags;
  480. spin_lock_irqsave(&channel->iob_lock, flags);
  481. buffer = __qeth_get_buffer(channel);
  482. spin_unlock_irqrestore(&channel->iob_lock, flags);
  483. return buffer;
  484. }
  485. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  486. {
  487. struct qeth_cmd_buffer *buffer;
  488. wait_event(channel->wait_q,
  489. ((buffer = qeth_get_buffer(channel)) != NULL));
  490. return buffer;
  491. }
  492. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  493. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  494. {
  495. int cnt;
  496. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  497. qeth_release_buffer(channel, &channel->iob[cnt]);
  498. channel->buf_no = 0;
  499. channel->io_buf_no = 0;
  500. }
  501. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  502. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  503. struct qeth_cmd_buffer *iob)
  504. {
  505. struct qeth_card *card;
  506. struct qeth_reply *reply, *r;
  507. struct qeth_ipa_cmd *cmd;
  508. unsigned long flags;
  509. int keep_reply;
  510. QETH_DBF_TEXT(TRACE, 4, "sndctlcb");
  511. card = CARD_FROM_CDEV(channel->ccwdev);
  512. if (qeth_check_idx_response(iob->data)) {
  513. qeth_clear_ipacmd_list(card);
  514. qeth_schedule_recovery(card);
  515. goto out;
  516. }
  517. cmd = qeth_check_ipa_data(card, iob);
  518. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  519. goto out;
  520. /*in case of OSN : check if cmd is set */
  521. if (card->info.type == QETH_CARD_TYPE_OSN &&
  522. cmd &&
  523. cmd->hdr.command != IPA_CMD_STARTLAN &&
  524. card->osn_info.assist_cb != NULL) {
  525. card->osn_info.assist_cb(card->dev, cmd);
  526. goto out;
  527. }
  528. spin_lock_irqsave(&card->lock, flags);
  529. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  530. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  531. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  532. qeth_get_reply(reply);
  533. list_del_init(&reply->list);
  534. spin_unlock_irqrestore(&card->lock, flags);
  535. keep_reply = 0;
  536. if (reply->callback != NULL) {
  537. if (cmd) {
  538. reply->offset = (__u16)((char *)cmd -
  539. (char *)iob->data);
  540. keep_reply = reply->callback(card,
  541. reply,
  542. (unsigned long)cmd);
  543. } else
  544. keep_reply = reply->callback(card,
  545. reply,
  546. (unsigned long)iob);
  547. }
  548. if (cmd)
  549. reply->rc = (u16) cmd->hdr.return_code;
  550. else if (iob->rc)
  551. reply->rc = iob->rc;
  552. if (keep_reply) {
  553. spin_lock_irqsave(&card->lock, flags);
  554. list_add_tail(&reply->list,
  555. &card->cmd_waiter_list);
  556. spin_unlock_irqrestore(&card->lock, flags);
  557. } else {
  558. atomic_inc(&reply->received);
  559. wake_up(&reply->wait_q);
  560. }
  561. qeth_put_reply(reply);
  562. goto out;
  563. }
  564. }
  565. spin_unlock_irqrestore(&card->lock, flags);
  566. out:
  567. memcpy(&card->seqno.pdu_hdr_ack,
  568. QETH_PDU_HEADER_SEQ_NO(iob->data),
  569. QETH_SEQ_NO_LENGTH);
  570. qeth_release_buffer(channel, iob);
  571. }
  572. static int qeth_setup_channel(struct qeth_channel *channel)
  573. {
  574. int cnt;
  575. QETH_DBF_TEXT(SETUP, 2, "setupch");
  576. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  577. channel->iob[cnt].data = (char *)
  578. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  579. if (channel->iob[cnt].data == NULL)
  580. break;
  581. channel->iob[cnt].state = BUF_STATE_FREE;
  582. channel->iob[cnt].channel = channel;
  583. channel->iob[cnt].callback = qeth_send_control_data_cb;
  584. channel->iob[cnt].rc = 0;
  585. }
  586. if (cnt < QETH_CMD_BUFFER_NO) {
  587. while (cnt-- > 0)
  588. kfree(channel->iob[cnt].data);
  589. return -ENOMEM;
  590. }
  591. channel->buf_no = 0;
  592. channel->io_buf_no = 0;
  593. atomic_set(&channel->irq_pending, 0);
  594. spin_lock_init(&channel->iob_lock);
  595. init_waitqueue_head(&channel->wait_q);
  596. return 0;
  597. }
  598. static int qeth_set_thread_start_bit(struct qeth_card *card,
  599. unsigned long thread)
  600. {
  601. unsigned long flags;
  602. spin_lock_irqsave(&card->thread_mask_lock, flags);
  603. if (!(card->thread_allowed_mask & thread) ||
  604. (card->thread_start_mask & thread)) {
  605. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  606. return -EPERM;
  607. }
  608. card->thread_start_mask |= thread;
  609. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  610. return 0;
  611. }
  612. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  613. {
  614. unsigned long flags;
  615. spin_lock_irqsave(&card->thread_mask_lock, flags);
  616. card->thread_start_mask &= ~thread;
  617. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  618. wake_up(&card->wait_q);
  619. }
  620. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  621. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  622. {
  623. unsigned long flags;
  624. spin_lock_irqsave(&card->thread_mask_lock, flags);
  625. card->thread_running_mask &= ~thread;
  626. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  627. wake_up(&card->wait_q);
  628. }
  629. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  630. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  631. {
  632. unsigned long flags;
  633. int rc = 0;
  634. spin_lock_irqsave(&card->thread_mask_lock, flags);
  635. if (card->thread_start_mask & thread) {
  636. if ((card->thread_allowed_mask & thread) &&
  637. !(card->thread_running_mask & thread)) {
  638. rc = 1;
  639. card->thread_start_mask &= ~thread;
  640. card->thread_running_mask |= thread;
  641. } else
  642. rc = -EPERM;
  643. }
  644. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  645. return rc;
  646. }
  647. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  648. {
  649. int rc = 0;
  650. wait_event(card->wait_q,
  651. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  652. return rc;
  653. }
  654. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  655. void qeth_schedule_recovery(struct qeth_card *card)
  656. {
  657. QETH_DBF_TEXT(TRACE, 2, "startrec");
  658. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  659. schedule_work(&card->kernel_thread_starter);
  660. }
  661. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  662. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  663. {
  664. int dstat, cstat;
  665. char *sense;
  666. sense = (char *) irb->ecw;
  667. cstat = irb->scsw.cstat;
  668. dstat = irb->scsw.dstat;
  669. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  670. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  671. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  672. QETH_DBF_TEXT(TRACE, 2, "CGENCHK");
  673. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  674. cdev->dev.bus_id, dstat, cstat);
  675. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  676. 16, 1, irb, 64, 1);
  677. return 1;
  678. }
  679. if (dstat & DEV_STAT_UNIT_CHECK) {
  680. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  681. SENSE_RESETTING_EVENT_FLAG) {
  682. QETH_DBF_TEXT(TRACE, 2, "REVIND");
  683. return 1;
  684. }
  685. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  686. SENSE_COMMAND_REJECT_FLAG) {
  687. QETH_DBF_TEXT(TRACE, 2, "CMDREJi");
  688. return 0;
  689. }
  690. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  691. QETH_DBF_TEXT(TRACE, 2, "AFFE");
  692. return 1;
  693. }
  694. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  695. QETH_DBF_TEXT(TRACE, 2, "ZEROSEN");
  696. return 0;
  697. }
  698. QETH_DBF_TEXT(TRACE, 2, "DGENCHK");
  699. return 1;
  700. }
  701. return 0;
  702. }
  703. static long __qeth_check_irb_error(struct ccw_device *cdev,
  704. unsigned long intparm, struct irb *irb)
  705. {
  706. if (!IS_ERR(irb))
  707. return 0;
  708. switch (PTR_ERR(irb)) {
  709. case -EIO:
  710. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  711. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  712. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -EIO);
  713. break;
  714. case -ETIMEDOUT:
  715. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  716. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  717. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -ETIMEDOUT);
  718. if (intparm == QETH_RCD_PARM) {
  719. struct qeth_card *card = CARD_FROM_CDEV(cdev);
  720. if (card && (card->data.ccwdev == cdev)) {
  721. card->data.state = CH_STATE_DOWN;
  722. wake_up(&card->wait_q);
  723. }
  724. }
  725. break;
  726. default:
  727. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  728. cdev->dev.bus_id);
  729. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  730. QETH_DBF_TEXT(TRACE, 2, " rc???");
  731. }
  732. return PTR_ERR(irb);
  733. }
  734. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  735. struct irb *irb)
  736. {
  737. int rc;
  738. int cstat, dstat;
  739. struct qeth_cmd_buffer *buffer;
  740. struct qeth_channel *channel;
  741. struct qeth_card *card;
  742. struct qeth_cmd_buffer *iob;
  743. __u8 index;
  744. QETH_DBF_TEXT(TRACE, 5, "irq");
  745. if (__qeth_check_irb_error(cdev, intparm, irb))
  746. return;
  747. cstat = irb->scsw.cstat;
  748. dstat = irb->scsw.dstat;
  749. card = CARD_FROM_CDEV(cdev);
  750. if (!card)
  751. return;
  752. if (card->read.ccwdev == cdev) {
  753. channel = &card->read;
  754. QETH_DBF_TEXT(TRACE, 5, "read");
  755. } else if (card->write.ccwdev == cdev) {
  756. channel = &card->write;
  757. QETH_DBF_TEXT(TRACE, 5, "write");
  758. } else {
  759. channel = &card->data;
  760. QETH_DBF_TEXT(TRACE, 5, "data");
  761. }
  762. atomic_set(&channel->irq_pending, 0);
  763. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  764. channel->state = CH_STATE_STOPPED;
  765. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  766. channel->state = CH_STATE_HALTED;
  767. /*let's wake up immediately on data channel*/
  768. if ((channel == &card->data) && (intparm != 0) &&
  769. (intparm != QETH_RCD_PARM))
  770. goto out;
  771. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  772. QETH_DBF_TEXT(TRACE, 6, "clrchpar");
  773. /* we don't have to handle this further */
  774. intparm = 0;
  775. }
  776. if (intparm == QETH_HALT_CHANNEL_PARM) {
  777. QETH_DBF_TEXT(TRACE, 6, "hltchpar");
  778. /* we don't have to handle this further */
  779. intparm = 0;
  780. }
  781. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  782. (dstat & DEV_STAT_UNIT_CHECK) ||
  783. (cstat)) {
  784. if (irb->esw.esw0.erw.cons) {
  785. /* TODO: we should make this s390dbf */
  786. PRINT_WARN("sense data available on channel %s.\n",
  787. CHANNEL_ID(channel));
  788. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  789. print_hex_dump(KERN_WARNING, "qeth: irb ",
  790. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  791. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  792. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  793. }
  794. if (intparm == QETH_RCD_PARM) {
  795. channel->state = CH_STATE_DOWN;
  796. goto out;
  797. }
  798. rc = qeth_get_problem(cdev, irb);
  799. if (rc) {
  800. qeth_schedule_recovery(card);
  801. goto out;
  802. }
  803. }
  804. if (intparm == QETH_RCD_PARM) {
  805. channel->state = CH_STATE_RCD_DONE;
  806. goto out;
  807. }
  808. if (intparm) {
  809. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  810. buffer->state = BUF_STATE_PROCESSED;
  811. }
  812. if (channel == &card->data)
  813. return;
  814. if (channel == &card->read &&
  815. channel->state == CH_STATE_UP)
  816. qeth_issue_next_read(card);
  817. iob = channel->iob;
  818. index = channel->buf_no;
  819. while (iob[index].state == BUF_STATE_PROCESSED) {
  820. if (iob[index].callback != NULL)
  821. iob[index].callback(channel, iob + index);
  822. index = (index + 1) % QETH_CMD_BUFFER_NO;
  823. }
  824. channel->buf_no = index;
  825. out:
  826. wake_up(&card->wait_q);
  827. return;
  828. }
  829. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  830. struct qeth_qdio_out_buffer *buf)
  831. {
  832. int i;
  833. struct sk_buff *skb;
  834. /* is PCI flag set on buffer? */
  835. if (buf->buffer->element[0].flags & 0x40)
  836. atomic_dec(&queue->set_pci_flags_count);
  837. skb = skb_dequeue(&buf->skb_list);
  838. while (skb) {
  839. atomic_dec(&skb->users);
  840. dev_kfree_skb_any(skb);
  841. skb = skb_dequeue(&buf->skb_list);
  842. }
  843. qeth_eddp_buf_release_contexts(buf);
  844. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  845. buf->buffer->element[i].length = 0;
  846. buf->buffer->element[i].addr = NULL;
  847. buf->buffer->element[i].flags = 0;
  848. }
  849. buf->next_element_to_fill = 0;
  850. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  851. }
  852. void qeth_clear_qdio_buffers(struct qeth_card *card)
  853. {
  854. int i, j;
  855. QETH_DBF_TEXT(TRACE, 2, "clearqdbf");
  856. /* clear outbound buffers to free skbs */
  857. for (i = 0; i < card->qdio.no_out_queues; ++i)
  858. if (card->qdio.out_qs[i]) {
  859. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  860. qeth_clear_output_buffer(card->qdio.out_qs[i],
  861. &card->qdio.out_qs[i]->bufs[j]);
  862. }
  863. }
  864. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  865. static void qeth_free_buffer_pool(struct qeth_card *card)
  866. {
  867. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  868. int i = 0;
  869. QETH_DBF_TEXT(TRACE, 5, "freepool");
  870. list_for_each_entry_safe(pool_entry, tmp,
  871. &card->qdio.init_pool.entry_list, init_list){
  872. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  873. free_page((unsigned long)pool_entry->elements[i]);
  874. list_del(&pool_entry->init_list);
  875. kfree(pool_entry);
  876. }
  877. }
  878. static void qeth_free_qdio_buffers(struct qeth_card *card)
  879. {
  880. int i, j;
  881. QETH_DBF_TEXT(TRACE, 2, "freeqdbf");
  882. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  883. QETH_QDIO_UNINITIALIZED)
  884. return;
  885. kfree(card->qdio.in_q);
  886. card->qdio.in_q = NULL;
  887. /* inbound buffer pool */
  888. qeth_free_buffer_pool(card);
  889. /* free outbound qdio_qs */
  890. if (card->qdio.out_qs) {
  891. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  892. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  893. qeth_clear_output_buffer(card->qdio.out_qs[i],
  894. &card->qdio.out_qs[i]->bufs[j]);
  895. kfree(card->qdio.out_qs[i]);
  896. }
  897. kfree(card->qdio.out_qs);
  898. card->qdio.out_qs = NULL;
  899. }
  900. }
  901. static void qeth_clean_channel(struct qeth_channel *channel)
  902. {
  903. int cnt;
  904. QETH_DBF_TEXT(SETUP, 2, "freech");
  905. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  906. kfree(channel->iob[cnt].data);
  907. }
  908. static int qeth_is_1920_device(struct qeth_card *card)
  909. {
  910. int single_queue = 0;
  911. struct ccw_device *ccwdev;
  912. struct channelPath_dsc {
  913. u8 flags;
  914. u8 lsn;
  915. u8 desc;
  916. u8 chpid;
  917. u8 swla;
  918. u8 zeroes;
  919. u8 chla;
  920. u8 chpp;
  921. } *chp_dsc;
  922. QETH_DBF_TEXT(SETUP, 2, "chk_1920");
  923. ccwdev = card->data.ccwdev;
  924. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  925. if (chp_dsc != NULL) {
  926. /* CHPP field bit 6 == 1 -> single queue */
  927. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  928. kfree(chp_dsc);
  929. }
  930. QETH_DBF_TEXT_(SETUP, 2, "rc:%x", single_queue);
  931. return single_queue;
  932. }
  933. static void qeth_init_qdio_info(struct qeth_card *card)
  934. {
  935. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  936. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  937. /* inbound */
  938. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  939. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  940. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  941. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  942. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  943. }
  944. static void qeth_set_intial_options(struct qeth_card *card)
  945. {
  946. card->options.route4.type = NO_ROUTER;
  947. card->options.route6.type = NO_ROUTER;
  948. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  949. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  950. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  951. card->options.fake_broadcast = 0;
  952. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  953. card->options.fake_ll = 0;
  954. card->options.performance_stats = 0;
  955. card->options.rx_sg_cb = QETH_RX_SG_CB;
  956. }
  957. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  958. {
  959. unsigned long flags;
  960. int rc = 0;
  961. spin_lock_irqsave(&card->thread_mask_lock, flags);
  962. QETH_DBF_TEXT_(TRACE, 4, " %02x%02x%02x",
  963. (u8) card->thread_start_mask,
  964. (u8) card->thread_allowed_mask,
  965. (u8) card->thread_running_mask);
  966. rc = (card->thread_start_mask & thread);
  967. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  968. return rc;
  969. }
  970. static void qeth_start_kernel_thread(struct work_struct *work)
  971. {
  972. struct qeth_card *card = container_of(work, struct qeth_card,
  973. kernel_thread_starter);
  974. QETH_DBF_TEXT(TRACE , 2, "strthrd");
  975. if (card->read.state != CH_STATE_UP &&
  976. card->write.state != CH_STATE_UP)
  977. return;
  978. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  979. kthread_run(card->discipline.recover, (void *) card,
  980. "qeth_recover");
  981. }
  982. static int qeth_setup_card(struct qeth_card *card)
  983. {
  984. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  985. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  986. card->read.state = CH_STATE_DOWN;
  987. card->write.state = CH_STATE_DOWN;
  988. card->data.state = CH_STATE_DOWN;
  989. card->state = CARD_STATE_DOWN;
  990. card->lan_online = 0;
  991. card->use_hard_stop = 0;
  992. card->dev = NULL;
  993. spin_lock_init(&card->vlanlock);
  994. spin_lock_init(&card->mclock);
  995. card->vlangrp = NULL;
  996. spin_lock_init(&card->lock);
  997. spin_lock_init(&card->ip_lock);
  998. spin_lock_init(&card->thread_mask_lock);
  999. card->thread_start_mask = 0;
  1000. card->thread_allowed_mask = 0;
  1001. card->thread_running_mask = 0;
  1002. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1003. INIT_LIST_HEAD(&card->ip_list);
  1004. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  1005. if (!card->ip_tbd_list) {
  1006. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1007. return -ENOMEM;
  1008. }
  1009. INIT_LIST_HEAD(card->ip_tbd_list);
  1010. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1011. init_waitqueue_head(&card->wait_q);
  1012. /* intial options */
  1013. qeth_set_intial_options(card);
  1014. /* IP address takeover */
  1015. INIT_LIST_HEAD(&card->ipato.entries);
  1016. card->ipato.enabled = 0;
  1017. card->ipato.invert4 = 0;
  1018. card->ipato.invert6 = 0;
  1019. /* init QDIO stuff */
  1020. qeth_init_qdio_info(card);
  1021. return 0;
  1022. }
  1023. static struct qeth_card *qeth_alloc_card(void)
  1024. {
  1025. struct qeth_card *card;
  1026. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1027. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1028. if (!card)
  1029. return NULL;
  1030. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1031. if (qeth_setup_channel(&card->read)) {
  1032. kfree(card);
  1033. return NULL;
  1034. }
  1035. if (qeth_setup_channel(&card->write)) {
  1036. qeth_clean_channel(&card->read);
  1037. kfree(card);
  1038. return NULL;
  1039. }
  1040. card->options.layer2 = -1;
  1041. return card;
  1042. }
  1043. static int qeth_determine_card_type(struct qeth_card *card)
  1044. {
  1045. int i = 0;
  1046. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1047. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1048. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1049. while (known_devices[i][4]) {
  1050. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1051. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1052. card->info.type = known_devices[i][4];
  1053. card->qdio.no_out_queues = known_devices[i][8];
  1054. card->info.is_multicast_different = known_devices[i][9];
  1055. if (qeth_is_1920_device(card)) {
  1056. PRINT_INFO("Priority Queueing not able "
  1057. "due to hardware limitations!\n");
  1058. card->qdio.no_out_queues = 1;
  1059. card->qdio.default_out_queue = 0;
  1060. }
  1061. return 0;
  1062. }
  1063. i++;
  1064. }
  1065. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1066. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1067. return -ENOENT;
  1068. }
  1069. static int qeth_clear_channel(struct qeth_channel *channel)
  1070. {
  1071. unsigned long flags;
  1072. struct qeth_card *card;
  1073. int rc;
  1074. QETH_DBF_TEXT(TRACE, 3, "clearch");
  1075. card = CARD_FROM_CDEV(channel->ccwdev);
  1076. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1077. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1078. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1079. if (rc)
  1080. return rc;
  1081. rc = wait_event_interruptible_timeout(card->wait_q,
  1082. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1083. if (rc == -ERESTARTSYS)
  1084. return rc;
  1085. if (channel->state != CH_STATE_STOPPED)
  1086. return -ETIME;
  1087. channel->state = CH_STATE_DOWN;
  1088. return 0;
  1089. }
  1090. static int qeth_halt_channel(struct qeth_channel *channel)
  1091. {
  1092. unsigned long flags;
  1093. struct qeth_card *card;
  1094. int rc;
  1095. QETH_DBF_TEXT(TRACE, 3, "haltch");
  1096. card = CARD_FROM_CDEV(channel->ccwdev);
  1097. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1098. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1099. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1100. if (rc)
  1101. return rc;
  1102. rc = wait_event_interruptible_timeout(card->wait_q,
  1103. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1104. if (rc == -ERESTARTSYS)
  1105. return rc;
  1106. if (channel->state != CH_STATE_HALTED)
  1107. return -ETIME;
  1108. return 0;
  1109. }
  1110. static int qeth_halt_channels(struct qeth_card *card)
  1111. {
  1112. int rc1 = 0, rc2 = 0, rc3 = 0;
  1113. QETH_DBF_TEXT(TRACE, 3, "haltchs");
  1114. rc1 = qeth_halt_channel(&card->read);
  1115. rc2 = qeth_halt_channel(&card->write);
  1116. rc3 = qeth_halt_channel(&card->data);
  1117. if (rc1)
  1118. return rc1;
  1119. if (rc2)
  1120. return rc2;
  1121. return rc3;
  1122. }
  1123. static int qeth_clear_channels(struct qeth_card *card)
  1124. {
  1125. int rc1 = 0, rc2 = 0, rc3 = 0;
  1126. QETH_DBF_TEXT(TRACE, 3, "clearchs");
  1127. rc1 = qeth_clear_channel(&card->read);
  1128. rc2 = qeth_clear_channel(&card->write);
  1129. rc3 = qeth_clear_channel(&card->data);
  1130. if (rc1)
  1131. return rc1;
  1132. if (rc2)
  1133. return rc2;
  1134. return rc3;
  1135. }
  1136. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1137. {
  1138. int rc = 0;
  1139. QETH_DBF_TEXT(TRACE, 3, "clhacrd");
  1140. QETH_DBF_HEX(TRACE, 3, &card, sizeof(void *));
  1141. if (halt)
  1142. rc = qeth_halt_channels(card);
  1143. if (rc)
  1144. return rc;
  1145. return qeth_clear_channels(card);
  1146. }
  1147. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1148. {
  1149. int rc = 0;
  1150. QETH_DBF_TEXT(TRACE, 3, "qdioclr");
  1151. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1152. QETH_QDIO_CLEANING)) {
  1153. case QETH_QDIO_ESTABLISHED:
  1154. if (card->info.type == QETH_CARD_TYPE_IQD)
  1155. rc = qdio_cleanup(CARD_DDEV(card),
  1156. QDIO_FLAG_CLEANUP_USING_HALT);
  1157. else
  1158. rc = qdio_cleanup(CARD_DDEV(card),
  1159. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1160. if (rc)
  1161. QETH_DBF_TEXT_(TRACE, 3, "1err%d", rc);
  1162. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1163. break;
  1164. case QETH_QDIO_CLEANING:
  1165. return rc;
  1166. default:
  1167. break;
  1168. }
  1169. rc = qeth_clear_halt_card(card, use_halt);
  1170. if (rc)
  1171. QETH_DBF_TEXT_(TRACE, 3, "2err%d", rc);
  1172. card->state = CARD_STATE_DOWN;
  1173. return rc;
  1174. }
  1175. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1176. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1177. int *length)
  1178. {
  1179. struct ciw *ciw;
  1180. char *rcd_buf;
  1181. int ret;
  1182. struct qeth_channel *channel = &card->data;
  1183. unsigned long flags;
  1184. /*
  1185. * scan for RCD command in extended SenseID data
  1186. */
  1187. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1188. if (!ciw || ciw->cmd == 0)
  1189. return -EOPNOTSUPP;
  1190. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1191. if (!rcd_buf)
  1192. return -ENOMEM;
  1193. channel->ccw.cmd_code = ciw->cmd;
  1194. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1195. channel->ccw.count = ciw->count;
  1196. channel->ccw.flags = CCW_FLAG_SLI;
  1197. channel->state = CH_STATE_RCD;
  1198. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1199. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1200. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1201. QETH_RCD_TIMEOUT);
  1202. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1203. if (!ret)
  1204. wait_event(card->wait_q,
  1205. (channel->state == CH_STATE_RCD_DONE ||
  1206. channel->state == CH_STATE_DOWN));
  1207. if (channel->state == CH_STATE_DOWN)
  1208. ret = -EIO;
  1209. else
  1210. channel->state = CH_STATE_DOWN;
  1211. if (ret) {
  1212. kfree(rcd_buf);
  1213. *buffer = NULL;
  1214. *length = 0;
  1215. } else {
  1216. *length = ciw->count;
  1217. *buffer = rcd_buf;
  1218. }
  1219. return ret;
  1220. }
  1221. static int qeth_get_unitaddr(struct qeth_card *card)
  1222. {
  1223. int length;
  1224. char *prcd;
  1225. int rc;
  1226. QETH_DBF_TEXT(SETUP, 2, "getunit");
  1227. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  1228. if (rc) {
  1229. PRINT_ERR("qeth_read_conf_data for device %s returned %i\n",
  1230. CARD_DDEV_ID(card), rc);
  1231. return rc;
  1232. }
  1233. card->info.chpid = prcd[30];
  1234. card->info.unit_addr2 = prcd[31];
  1235. card->info.cula = prcd[63];
  1236. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1237. (prcd[0x11] == _ascebc['M']));
  1238. kfree(prcd);
  1239. return 0;
  1240. }
  1241. static void qeth_init_tokens(struct qeth_card *card)
  1242. {
  1243. card->token.issuer_rm_w = 0x00010103UL;
  1244. card->token.cm_filter_w = 0x00010108UL;
  1245. card->token.cm_connection_w = 0x0001010aUL;
  1246. card->token.ulp_filter_w = 0x0001010bUL;
  1247. card->token.ulp_connection_w = 0x0001010dUL;
  1248. }
  1249. static void qeth_init_func_level(struct qeth_card *card)
  1250. {
  1251. if (card->ipato.enabled) {
  1252. if (card->info.type == QETH_CARD_TYPE_IQD)
  1253. card->info.func_level =
  1254. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  1255. else
  1256. card->info.func_level =
  1257. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  1258. } else {
  1259. if (card->info.type == QETH_CARD_TYPE_IQD)
  1260. /*FIXME:why do we have same values for dis and ena for
  1261. osae??? */
  1262. card->info.func_level =
  1263. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  1264. else
  1265. card->info.func_level =
  1266. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  1267. }
  1268. }
  1269. static inline __u16 qeth_raw_devno_from_bus_id(char *id)
  1270. {
  1271. id += (strlen(id) - 4);
  1272. return (__u16) simple_strtoul(id, &id, 16);
  1273. }
  1274. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1275. void (*idx_reply_cb)(struct qeth_channel *,
  1276. struct qeth_cmd_buffer *))
  1277. {
  1278. struct qeth_cmd_buffer *iob;
  1279. unsigned long flags;
  1280. int rc;
  1281. struct qeth_card *card;
  1282. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1283. card = CARD_FROM_CDEV(channel->ccwdev);
  1284. iob = qeth_get_buffer(channel);
  1285. iob->callback = idx_reply_cb;
  1286. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1287. channel->ccw.count = QETH_BUFSIZE;
  1288. channel->ccw.cda = (__u32) __pa(iob->data);
  1289. wait_event(card->wait_q,
  1290. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1291. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1292. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1293. rc = ccw_device_start(channel->ccwdev,
  1294. &channel->ccw, (addr_t) iob, 0, 0);
  1295. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1296. if (rc) {
  1297. PRINT_ERR("Error2 in activating channel rc=%d\n", rc);
  1298. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1299. atomic_set(&channel->irq_pending, 0);
  1300. wake_up(&card->wait_q);
  1301. return rc;
  1302. }
  1303. rc = wait_event_interruptible_timeout(card->wait_q,
  1304. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1305. if (rc == -ERESTARTSYS)
  1306. return rc;
  1307. if (channel->state != CH_STATE_UP) {
  1308. rc = -ETIME;
  1309. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1310. qeth_clear_cmd_buffers(channel);
  1311. } else
  1312. rc = 0;
  1313. return rc;
  1314. }
  1315. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1316. void (*idx_reply_cb)(struct qeth_channel *,
  1317. struct qeth_cmd_buffer *))
  1318. {
  1319. struct qeth_card *card;
  1320. struct qeth_cmd_buffer *iob;
  1321. unsigned long flags;
  1322. __u16 temp;
  1323. __u8 tmp;
  1324. int rc;
  1325. card = CARD_FROM_CDEV(channel->ccwdev);
  1326. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1327. iob = qeth_get_buffer(channel);
  1328. iob->callback = idx_reply_cb;
  1329. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1330. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1331. channel->ccw.cda = (__u32) __pa(iob->data);
  1332. if (channel == &card->write) {
  1333. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1334. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1335. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1336. card->seqno.trans_hdr++;
  1337. } else {
  1338. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1339. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1340. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1341. }
  1342. tmp = ((__u8)card->info.portno) | 0x80;
  1343. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1344. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1345. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1346. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1347. &card->info.func_level, sizeof(__u16));
  1348. temp = qeth_raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1349. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1350. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1351. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1352. wait_event(card->wait_q,
  1353. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1354. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1355. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1356. rc = ccw_device_start(channel->ccwdev,
  1357. &channel->ccw, (addr_t) iob, 0, 0);
  1358. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1359. if (rc) {
  1360. PRINT_ERR("Error1 in activating channel. rc=%d\n", rc);
  1361. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1362. atomic_set(&channel->irq_pending, 0);
  1363. wake_up(&card->wait_q);
  1364. return rc;
  1365. }
  1366. rc = wait_event_interruptible_timeout(card->wait_q,
  1367. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1368. if (rc == -ERESTARTSYS)
  1369. return rc;
  1370. if (channel->state != CH_STATE_ACTIVATING) {
  1371. PRINT_WARN("IDX activate timed out!\n");
  1372. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1373. qeth_clear_cmd_buffers(channel);
  1374. return -ETIME;
  1375. }
  1376. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1377. }
  1378. static int qeth_peer_func_level(int level)
  1379. {
  1380. if ((level & 0xff) == 8)
  1381. return (level & 0xff) + 0x400;
  1382. if (((level >> 8) & 3) == 1)
  1383. return (level & 0xff) + 0x200;
  1384. return level;
  1385. }
  1386. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1387. struct qeth_cmd_buffer *iob)
  1388. {
  1389. struct qeth_card *card;
  1390. __u16 temp;
  1391. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1392. if (channel->state == CH_STATE_DOWN) {
  1393. channel->state = CH_STATE_ACTIVATING;
  1394. goto out;
  1395. }
  1396. card = CARD_FROM_CDEV(channel->ccwdev);
  1397. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1398. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1399. PRINT_ERR("IDX_ACTIVATE on write channel device %s: "
  1400. "adapter exclusively used by another host\n",
  1401. CARD_WDEV_ID(card));
  1402. else
  1403. PRINT_ERR("IDX_ACTIVATE on write channel device %s: "
  1404. "negative reply\n", CARD_WDEV_ID(card));
  1405. goto out;
  1406. }
  1407. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1408. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1409. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1410. "function level mismatch "
  1411. "(sent: 0x%x, received: 0x%x)\n",
  1412. CARD_WDEV_ID(card), card->info.func_level, temp);
  1413. goto out;
  1414. }
  1415. channel->state = CH_STATE_UP;
  1416. out:
  1417. qeth_release_buffer(channel, iob);
  1418. }
  1419. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1420. struct qeth_cmd_buffer *iob)
  1421. {
  1422. struct qeth_card *card;
  1423. __u16 temp;
  1424. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1425. if (channel->state == CH_STATE_DOWN) {
  1426. channel->state = CH_STATE_ACTIVATING;
  1427. goto out;
  1428. }
  1429. card = CARD_FROM_CDEV(channel->ccwdev);
  1430. if (qeth_check_idx_response(iob->data))
  1431. goto out;
  1432. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1433. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1434. PRINT_ERR("IDX_ACTIVATE on read channel device %s: "
  1435. "adapter exclusively used by another host\n",
  1436. CARD_RDEV_ID(card));
  1437. else
  1438. PRINT_ERR("IDX_ACTIVATE on read channel device %s: "
  1439. "negative reply\n", CARD_RDEV_ID(card));
  1440. goto out;
  1441. }
  1442. /**
  1443. * temporary fix for microcode bug
  1444. * to revert it,replace OR by AND
  1445. */
  1446. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1447. (card->info.type == QETH_CARD_TYPE_OSAE))
  1448. card->info.portname_required = 1;
  1449. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1450. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1451. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1452. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1453. CARD_RDEV_ID(card), card->info.func_level, temp);
  1454. goto out;
  1455. }
  1456. memcpy(&card->token.issuer_rm_r,
  1457. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1458. QETH_MPC_TOKEN_LENGTH);
  1459. memcpy(&card->info.mcl_level[0],
  1460. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1461. channel->state = CH_STATE_UP;
  1462. out:
  1463. qeth_release_buffer(channel, iob);
  1464. }
  1465. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1466. struct qeth_cmd_buffer *iob)
  1467. {
  1468. qeth_setup_ccw(&card->write, iob->data, len);
  1469. iob->callback = qeth_release_buffer;
  1470. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1471. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1472. card->seqno.trans_hdr++;
  1473. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1474. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1475. card->seqno.pdu_hdr++;
  1476. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1477. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1478. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1479. }
  1480. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1481. int qeth_send_control_data(struct qeth_card *card, int len,
  1482. struct qeth_cmd_buffer *iob,
  1483. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1484. unsigned long),
  1485. void *reply_param)
  1486. {
  1487. int rc;
  1488. unsigned long flags;
  1489. struct qeth_reply *reply = NULL;
  1490. unsigned long timeout;
  1491. QETH_DBF_TEXT(TRACE, 2, "sendctl");
  1492. reply = qeth_alloc_reply(card);
  1493. if (!reply) {
  1494. PRINT_WARN("Could not alloc qeth_reply!\n");
  1495. return -ENOMEM;
  1496. }
  1497. reply->callback = reply_cb;
  1498. reply->param = reply_param;
  1499. if (card->state == CARD_STATE_DOWN)
  1500. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1501. else
  1502. reply->seqno = card->seqno.ipa++;
  1503. init_waitqueue_head(&reply->wait_q);
  1504. spin_lock_irqsave(&card->lock, flags);
  1505. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1506. spin_unlock_irqrestore(&card->lock, flags);
  1507. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1508. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1509. qeth_prepare_control_data(card, len, iob);
  1510. if (IS_IPA(iob->data))
  1511. timeout = jiffies + QETH_IPA_TIMEOUT;
  1512. else
  1513. timeout = jiffies + QETH_TIMEOUT;
  1514. QETH_DBF_TEXT(TRACE, 6, "noirqpnd");
  1515. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1516. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1517. (addr_t) iob, 0, 0);
  1518. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1519. if (rc) {
  1520. PRINT_WARN("qeth_send_control_data: "
  1521. "ccw_device_start rc = %i\n", rc);
  1522. QETH_DBF_TEXT_(TRACE, 2, " err%d", rc);
  1523. spin_lock_irqsave(&card->lock, flags);
  1524. list_del_init(&reply->list);
  1525. qeth_put_reply(reply);
  1526. spin_unlock_irqrestore(&card->lock, flags);
  1527. qeth_release_buffer(iob->channel, iob);
  1528. atomic_set(&card->write.irq_pending, 0);
  1529. wake_up(&card->wait_q);
  1530. return rc;
  1531. }
  1532. while (!atomic_read(&reply->received)) {
  1533. if (time_after(jiffies, timeout)) {
  1534. spin_lock_irqsave(&reply->card->lock, flags);
  1535. list_del_init(&reply->list);
  1536. spin_unlock_irqrestore(&reply->card->lock, flags);
  1537. reply->rc = -ETIME;
  1538. atomic_inc(&reply->received);
  1539. wake_up(&reply->wait_q);
  1540. }
  1541. cpu_relax();
  1542. };
  1543. rc = reply->rc;
  1544. qeth_put_reply(reply);
  1545. return rc;
  1546. }
  1547. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1548. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1549. unsigned long data)
  1550. {
  1551. struct qeth_cmd_buffer *iob;
  1552. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1553. iob = (struct qeth_cmd_buffer *) data;
  1554. memcpy(&card->token.cm_filter_r,
  1555. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1556. QETH_MPC_TOKEN_LENGTH);
  1557. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1558. return 0;
  1559. }
  1560. static int qeth_cm_enable(struct qeth_card *card)
  1561. {
  1562. int rc;
  1563. struct qeth_cmd_buffer *iob;
  1564. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1565. iob = qeth_wait_for_buffer(&card->write);
  1566. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1567. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1568. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1569. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1570. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1571. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1572. qeth_cm_enable_cb, NULL);
  1573. return rc;
  1574. }
  1575. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1576. unsigned long data)
  1577. {
  1578. struct qeth_cmd_buffer *iob;
  1579. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1580. iob = (struct qeth_cmd_buffer *) data;
  1581. memcpy(&card->token.cm_connection_r,
  1582. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1583. QETH_MPC_TOKEN_LENGTH);
  1584. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1585. return 0;
  1586. }
  1587. static int qeth_cm_setup(struct qeth_card *card)
  1588. {
  1589. int rc;
  1590. struct qeth_cmd_buffer *iob;
  1591. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1592. iob = qeth_wait_for_buffer(&card->write);
  1593. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1594. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1595. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1596. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1597. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1598. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1599. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1600. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1601. qeth_cm_setup_cb, NULL);
  1602. return rc;
  1603. }
  1604. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1605. {
  1606. switch (card->info.type) {
  1607. case QETH_CARD_TYPE_UNKNOWN:
  1608. return 1500;
  1609. case QETH_CARD_TYPE_IQD:
  1610. return card->info.max_mtu;
  1611. case QETH_CARD_TYPE_OSAE:
  1612. switch (card->info.link_type) {
  1613. case QETH_LINK_TYPE_HSTR:
  1614. case QETH_LINK_TYPE_LANE_TR:
  1615. return 2000;
  1616. default:
  1617. return 1492;
  1618. }
  1619. default:
  1620. return 1500;
  1621. }
  1622. }
  1623. static inline int qeth_get_max_mtu_for_card(int cardtype)
  1624. {
  1625. switch (cardtype) {
  1626. case QETH_CARD_TYPE_UNKNOWN:
  1627. case QETH_CARD_TYPE_OSAE:
  1628. case QETH_CARD_TYPE_OSN:
  1629. return 61440;
  1630. case QETH_CARD_TYPE_IQD:
  1631. return 57344;
  1632. default:
  1633. return 1500;
  1634. }
  1635. }
  1636. static inline int qeth_get_mtu_out_of_mpc(int cardtype)
  1637. {
  1638. switch (cardtype) {
  1639. case QETH_CARD_TYPE_IQD:
  1640. return 1;
  1641. default:
  1642. return 0;
  1643. }
  1644. }
  1645. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1646. {
  1647. switch (framesize) {
  1648. case 0x4000:
  1649. return 8192;
  1650. case 0x6000:
  1651. return 16384;
  1652. case 0xa000:
  1653. return 32768;
  1654. case 0xffff:
  1655. return 57344;
  1656. default:
  1657. return 0;
  1658. }
  1659. }
  1660. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1661. {
  1662. switch (card->info.type) {
  1663. case QETH_CARD_TYPE_OSAE:
  1664. return ((mtu >= 576) && (mtu <= 61440));
  1665. case QETH_CARD_TYPE_IQD:
  1666. return ((mtu >= 576) &&
  1667. (mtu <= card->info.max_mtu + 4096 - 32));
  1668. case QETH_CARD_TYPE_OSN:
  1669. case QETH_CARD_TYPE_UNKNOWN:
  1670. default:
  1671. return 1;
  1672. }
  1673. }
  1674. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1675. unsigned long data)
  1676. {
  1677. __u16 mtu, framesize;
  1678. __u16 len;
  1679. __u8 link_type;
  1680. struct qeth_cmd_buffer *iob;
  1681. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1682. iob = (struct qeth_cmd_buffer *) data;
  1683. memcpy(&card->token.ulp_filter_r,
  1684. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1685. QETH_MPC_TOKEN_LENGTH);
  1686. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1687. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1688. mtu = qeth_get_mtu_outof_framesize(framesize);
  1689. if (!mtu) {
  1690. iob->rc = -EINVAL;
  1691. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1692. return 0;
  1693. }
  1694. card->info.max_mtu = mtu;
  1695. card->info.initial_mtu = mtu;
  1696. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1697. } else {
  1698. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1699. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1700. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1701. }
  1702. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1703. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1704. memcpy(&link_type,
  1705. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1706. card->info.link_type = link_type;
  1707. } else
  1708. card->info.link_type = 0;
  1709. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1710. return 0;
  1711. }
  1712. static int qeth_ulp_enable(struct qeth_card *card)
  1713. {
  1714. int rc;
  1715. char prot_type;
  1716. struct qeth_cmd_buffer *iob;
  1717. /*FIXME: trace view callbacks*/
  1718. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1719. iob = qeth_wait_for_buffer(&card->write);
  1720. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1721. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1722. (__u8) card->info.portno;
  1723. if (card->options.layer2)
  1724. if (card->info.type == QETH_CARD_TYPE_OSN)
  1725. prot_type = QETH_PROT_OSN2;
  1726. else
  1727. prot_type = QETH_PROT_LAYER2;
  1728. else
  1729. prot_type = QETH_PROT_TCPIP;
  1730. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  1731. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1732. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1733. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1734. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1735. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1736. card->info.portname, 9);
  1737. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1738. qeth_ulp_enable_cb, NULL);
  1739. return rc;
  1740. }
  1741. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1742. unsigned long data)
  1743. {
  1744. struct qeth_cmd_buffer *iob;
  1745. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  1746. iob = (struct qeth_cmd_buffer *) data;
  1747. memcpy(&card->token.ulp_connection_r,
  1748. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1749. QETH_MPC_TOKEN_LENGTH);
  1750. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1751. return 0;
  1752. }
  1753. static int qeth_ulp_setup(struct qeth_card *card)
  1754. {
  1755. int rc;
  1756. __u16 temp;
  1757. struct qeth_cmd_buffer *iob;
  1758. struct ccw_dev_id dev_id;
  1759. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  1760. iob = qeth_wait_for_buffer(&card->write);
  1761. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1762. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1763. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1764. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1765. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1766. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1767. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1768. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1769. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1770. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1771. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1772. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1773. qeth_ulp_setup_cb, NULL);
  1774. return rc;
  1775. }
  1776. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  1777. {
  1778. int i, j;
  1779. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  1780. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  1781. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  1782. return 0;
  1783. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  1784. GFP_KERNEL);
  1785. if (!card->qdio.in_q)
  1786. goto out_nomem;
  1787. QETH_DBF_TEXT(SETUP, 2, "inq");
  1788. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  1789. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  1790. /* give inbound qeth_qdio_buffers their qdio_buffers */
  1791. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  1792. card->qdio.in_q->bufs[i].buffer =
  1793. &card->qdio.in_q->qdio_bufs[i];
  1794. /* inbound buffer pool */
  1795. if (qeth_alloc_buffer_pool(card))
  1796. goto out_freeinq;
  1797. /* outbound */
  1798. card->qdio.out_qs =
  1799. kmalloc(card->qdio.no_out_queues *
  1800. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  1801. if (!card->qdio.out_qs)
  1802. goto out_freepool;
  1803. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1804. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  1805. GFP_KERNEL);
  1806. if (!card->qdio.out_qs[i])
  1807. goto out_freeoutq;
  1808. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  1809. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  1810. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  1811. card->qdio.out_qs[i]->queue_no = i;
  1812. /* give outbound qeth_qdio_buffers their qdio_buffers */
  1813. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1814. card->qdio.out_qs[i]->bufs[j].buffer =
  1815. &card->qdio.out_qs[i]->qdio_bufs[j];
  1816. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  1817. skb_list);
  1818. lockdep_set_class(
  1819. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  1820. &qdio_out_skb_queue_key);
  1821. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  1822. }
  1823. }
  1824. return 0;
  1825. out_freeoutq:
  1826. while (i > 0)
  1827. kfree(card->qdio.out_qs[--i]);
  1828. kfree(card->qdio.out_qs);
  1829. card->qdio.out_qs = NULL;
  1830. out_freepool:
  1831. qeth_free_buffer_pool(card);
  1832. out_freeinq:
  1833. kfree(card->qdio.in_q);
  1834. card->qdio.in_q = NULL;
  1835. out_nomem:
  1836. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1837. return -ENOMEM;
  1838. }
  1839. static void qeth_create_qib_param_field(struct qeth_card *card,
  1840. char *param_field)
  1841. {
  1842. param_field[0] = _ascebc['P'];
  1843. param_field[1] = _ascebc['C'];
  1844. param_field[2] = _ascebc['I'];
  1845. param_field[3] = _ascebc['T'];
  1846. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  1847. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  1848. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  1849. }
  1850. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  1851. char *param_field)
  1852. {
  1853. param_field[16] = _ascebc['B'];
  1854. param_field[17] = _ascebc['L'];
  1855. param_field[18] = _ascebc['K'];
  1856. param_field[19] = _ascebc['T'];
  1857. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  1858. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  1859. *((unsigned int *) (&param_field[28])) =
  1860. card->info.blkt.inter_packet_jumbo;
  1861. }
  1862. static int qeth_qdio_activate(struct qeth_card *card)
  1863. {
  1864. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  1865. return qdio_activate(CARD_DDEV(card), 0);
  1866. }
  1867. static int qeth_dm_act(struct qeth_card *card)
  1868. {
  1869. int rc;
  1870. struct qeth_cmd_buffer *iob;
  1871. QETH_DBF_TEXT(SETUP, 2, "dmact");
  1872. iob = qeth_wait_for_buffer(&card->write);
  1873. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  1874. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  1875. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1876. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  1877. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1878. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  1879. return rc;
  1880. }
  1881. static int qeth_mpc_initialize(struct qeth_card *card)
  1882. {
  1883. int rc;
  1884. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  1885. rc = qeth_issue_next_read(card);
  1886. if (rc) {
  1887. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1888. return rc;
  1889. }
  1890. rc = qeth_cm_enable(card);
  1891. if (rc) {
  1892. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1893. goto out_qdio;
  1894. }
  1895. rc = qeth_cm_setup(card);
  1896. if (rc) {
  1897. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1898. goto out_qdio;
  1899. }
  1900. rc = qeth_ulp_enable(card);
  1901. if (rc) {
  1902. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  1903. goto out_qdio;
  1904. }
  1905. rc = qeth_ulp_setup(card);
  1906. if (rc) {
  1907. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1908. goto out_qdio;
  1909. }
  1910. rc = qeth_alloc_qdio_buffers(card);
  1911. if (rc) {
  1912. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1913. goto out_qdio;
  1914. }
  1915. rc = qeth_qdio_establish(card);
  1916. if (rc) {
  1917. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  1918. qeth_free_qdio_buffers(card);
  1919. goto out_qdio;
  1920. }
  1921. rc = qeth_qdio_activate(card);
  1922. if (rc) {
  1923. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  1924. goto out_qdio;
  1925. }
  1926. rc = qeth_dm_act(card);
  1927. if (rc) {
  1928. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  1929. goto out_qdio;
  1930. }
  1931. return 0;
  1932. out_qdio:
  1933. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  1934. return rc;
  1935. }
  1936. static void qeth_print_status_with_portname(struct qeth_card *card)
  1937. {
  1938. char dbf_text[15];
  1939. int i;
  1940. sprintf(dbf_text, "%s", card->info.portname + 1);
  1941. for (i = 0; i < 8; i++)
  1942. dbf_text[i] =
  1943. (char) _ebcasc[(__u8) dbf_text[i]];
  1944. dbf_text[8] = 0;
  1945. PRINT_INFO("Device %s/%s/%s is a%s card%s%s%s\n"
  1946. "with link type %s (portname: %s)\n",
  1947. CARD_RDEV_ID(card),
  1948. CARD_WDEV_ID(card),
  1949. CARD_DDEV_ID(card),
  1950. qeth_get_cardname(card),
  1951. (card->info.mcl_level[0]) ? " (level: " : "",
  1952. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1953. (card->info.mcl_level[0]) ? ")" : "",
  1954. qeth_get_cardname_short(card),
  1955. dbf_text);
  1956. }
  1957. static void qeth_print_status_no_portname(struct qeth_card *card)
  1958. {
  1959. if (card->info.portname[0])
  1960. PRINT_INFO("Device %s/%s/%s is a%s "
  1961. "card%s%s%s\nwith link type %s "
  1962. "(no portname needed by interface).\n",
  1963. CARD_RDEV_ID(card),
  1964. CARD_WDEV_ID(card),
  1965. CARD_DDEV_ID(card),
  1966. qeth_get_cardname(card),
  1967. (card->info.mcl_level[0]) ? " (level: " : "",
  1968. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1969. (card->info.mcl_level[0]) ? ")" : "",
  1970. qeth_get_cardname_short(card));
  1971. else
  1972. PRINT_INFO("Device %s/%s/%s is a%s "
  1973. "card%s%s%s\nwith link type %s.\n",
  1974. CARD_RDEV_ID(card),
  1975. CARD_WDEV_ID(card),
  1976. CARD_DDEV_ID(card),
  1977. qeth_get_cardname(card),
  1978. (card->info.mcl_level[0]) ? " (level: " : "",
  1979. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1980. (card->info.mcl_level[0]) ? ")" : "",
  1981. qeth_get_cardname_short(card));
  1982. }
  1983. void qeth_print_status_message(struct qeth_card *card)
  1984. {
  1985. switch (card->info.type) {
  1986. case QETH_CARD_TYPE_OSAE:
  1987. /* VM will use a non-zero first character
  1988. * to indicate a HiperSockets like reporting
  1989. * of the level OSA sets the first character to zero
  1990. * */
  1991. if (!card->info.mcl_level[0]) {
  1992. sprintf(card->info.mcl_level, "%02x%02x",
  1993. card->info.mcl_level[2],
  1994. card->info.mcl_level[3]);
  1995. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  1996. break;
  1997. }
  1998. /* fallthrough */
  1999. case QETH_CARD_TYPE_IQD:
  2000. if (card->info.guestlan) {
  2001. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2002. card->info.mcl_level[0]];
  2003. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2004. card->info.mcl_level[1]];
  2005. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2006. card->info.mcl_level[2]];
  2007. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2008. card->info.mcl_level[3]];
  2009. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2010. }
  2011. break;
  2012. default:
  2013. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2014. }
  2015. if (card->info.portname_required)
  2016. qeth_print_status_with_portname(card);
  2017. else
  2018. qeth_print_status_no_portname(card);
  2019. }
  2020. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2021. void qeth_put_buffer_pool_entry(struct qeth_card *card,
  2022. struct qeth_buffer_pool_entry *entry)
  2023. {
  2024. QETH_DBF_TEXT(TRACE, 6, "ptbfplen");
  2025. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2026. }
  2027. EXPORT_SYMBOL_GPL(qeth_put_buffer_pool_entry);
  2028. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2029. {
  2030. struct qeth_buffer_pool_entry *entry;
  2031. QETH_DBF_TEXT(TRACE, 5, "inwrklst");
  2032. list_for_each_entry(entry,
  2033. &card->qdio.init_pool.entry_list, init_list) {
  2034. qeth_put_buffer_pool_entry(card, entry);
  2035. }
  2036. }
  2037. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2038. struct qeth_card *card)
  2039. {
  2040. struct list_head *plh;
  2041. struct qeth_buffer_pool_entry *entry;
  2042. int i, free;
  2043. struct page *page;
  2044. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2045. return NULL;
  2046. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2047. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2048. free = 1;
  2049. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2050. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2051. free = 0;
  2052. break;
  2053. }
  2054. }
  2055. if (free) {
  2056. list_del_init(&entry->list);
  2057. return entry;
  2058. }
  2059. }
  2060. /* no free buffer in pool so take first one and swap pages */
  2061. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2062. struct qeth_buffer_pool_entry, list);
  2063. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2064. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2065. page = alloc_page(GFP_ATOMIC);
  2066. if (!page) {
  2067. return NULL;
  2068. } else {
  2069. free_page((unsigned long)entry->elements[i]);
  2070. entry->elements[i] = page_address(page);
  2071. if (card->options.performance_stats)
  2072. card->perf_stats.sg_alloc_page_rx++;
  2073. }
  2074. }
  2075. }
  2076. list_del_init(&entry->list);
  2077. return entry;
  2078. }
  2079. static int qeth_init_input_buffer(struct qeth_card *card,
  2080. struct qeth_qdio_buffer *buf)
  2081. {
  2082. struct qeth_buffer_pool_entry *pool_entry;
  2083. int i;
  2084. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2085. if (!pool_entry)
  2086. return 1;
  2087. /*
  2088. * since the buffer is accessed only from the input_tasklet
  2089. * there shouldn't be a need to synchronize; also, since we use
  2090. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2091. * buffers
  2092. */
  2093. BUG_ON(!pool_entry);
  2094. buf->pool_entry = pool_entry;
  2095. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2096. buf->buffer->element[i].length = PAGE_SIZE;
  2097. buf->buffer->element[i].addr = pool_entry->elements[i];
  2098. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2099. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2100. else
  2101. buf->buffer->element[i].flags = 0;
  2102. }
  2103. return 0;
  2104. }
  2105. int qeth_init_qdio_queues(struct qeth_card *card)
  2106. {
  2107. int i, j;
  2108. int rc;
  2109. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2110. /* inbound queue */
  2111. memset(card->qdio.in_q->qdio_bufs, 0,
  2112. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2113. qeth_initialize_working_pool_list(card);
  2114. /*give only as many buffers to hardware as we have buffer pool entries*/
  2115. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2116. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2117. card->qdio.in_q->next_buf_to_init =
  2118. card->qdio.in_buf_pool.buf_count - 1;
  2119. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2120. card->qdio.in_buf_pool.buf_count - 1, NULL);
  2121. if (rc) {
  2122. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2123. return rc;
  2124. }
  2125. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  2126. if (rc) {
  2127. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  2128. return rc;
  2129. }
  2130. /* outbound queue */
  2131. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2132. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2133. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2134. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2135. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2136. &card->qdio.out_qs[i]->bufs[j]);
  2137. }
  2138. card->qdio.out_qs[i]->card = card;
  2139. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2140. card->qdio.out_qs[i]->do_pack = 0;
  2141. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2142. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2143. atomic_set(&card->qdio.out_qs[i]->state,
  2144. QETH_OUT_Q_UNLOCKED);
  2145. }
  2146. return 0;
  2147. }
  2148. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2149. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2150. {
  2151. switch (link_type) {
  2152. case QETH_LINK_TYPE_HSTR:
  2153. return 2;
  2154. default:
  2155. return 1;
  2156. }
  2157. }
  2158. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2159. struct qeth_ipa_cmd *cmd, __u8 command,
  2160. enum qeth_prot_versions prot)
  2161. {
  2162. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2163. cmd->hdr.command = command;
  2164. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2165. cmd->hdr.seqno = card->seqno.ipa;
  2166. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2167. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2168. if (card->options.layer2)
  2169. cmd->hdr.prim_version_no = 2;
  2170. else
  2171. cmd->hdr.prim_version_no = 1;
  2172. cmd->hdr.param_count = 1;
  2173. cmd->hdr.prot_version = prot;
  2174. cmd->hdr.ipa_supported = 0;
  2175. cmd->hdr.ipa_enabled = 0;
  2176. }
  2177. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2178. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2179. {
  2180. struct qeth_cmd_buffer *iob;
  2181. struct qeth_ipa_cmd *cmd;
  2182. iob = qeth_wait_for_buffer(&card->write);
  2183. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2184. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2185. return iob;
  2186. }
  2187. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2188. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2189. char prot_type)
  2190. {
  2191. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2192. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2193. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2194. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2195. }
  2196. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2197. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2198. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2199. unsigned long),
  2200. void *reply_param)
  2201. {
  2202. int rc;
  2203. char prot_type;
  2204. QETH_DBF_TEXT(TRACE, 4, "sendipa");
  2205. if (card->options.layer2)
  2206. if (card->info.type == QETH_CARD_TYPE_OSN)
  2207. prot_type = QETH_PROT_OSN2;
  2208. else
  2209. prot_type = QETH_PROT_LAYER2;
  2210. else
  2211. prot_type = QETH_PROT_TCPIP;
  2212. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2213. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2214. iob, reply_cb, reply_param);
  2215. return rc;
  2216. }
  2217. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2218. static int qeth_send_startstoplan(struct qeth_card *card,
  2219. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2220. {
  2221. int rc;
  2222. struct qeth_cmd_buffer *iob;
  2223. iob = qeth_get_ipacmd_buffer(card, ipacmd, prot);
  2224. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2225. return rc;
  2226. }
  2227. int qeth_send_startlan(struct qeth_card *card)
  2228. {
  2229. int rc;
  2230. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2231. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, 0);
  2232. return rc;
  2233. }
  2234. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2235. int qeth_send_stoplan(struct qeth_card *card)
  2236. {
  2237. int rc = 0;
  2238. /*
  2239. * TODO: according to the IPA format document page 14,
  2240. * TCP/IP (we!) never issue a STOPLAN
  2241. * is this right ?!?
  2242. */
  2243. QETH_DBF_TEXT(SETUP, 2, "stoplan");
  2244. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, 0);
  2245. return rc;
  2246. }
  2247. EXPORT_SYMBOL_GPL(qeth_send_stoplan);
  2248. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2249. struct qeth_reply *reply, unsigned long data)
  2250. {
  2251. struct qeth_ipa_cmd *cmd;
  2252. QETH_DBF_TEXT(TRACE, 4, "defadpcb");
  2253. cmd = (struct qeth_ipa_cmd *) data;
  2254. if (cmd->hdr.return_code == 0)
  2255. cmd->hdr.return_code =
  2256. cmd->data.setadapterparms.hdr.return_code;
  2257. return 0;
  2258. }
  2259. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2260. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2261. struct qeth_reply *reply, unsigned long data)
  2262. {
  2263. struct qeth_ipa_cmd *cmd;
  2264. QETH_DBF_TEXT(TRACE, 3, "quyadpcb");
  2265. cmd = (struct qeth_ipa_cmd *) data;
  2266. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  2267. card->info.link_type =
  2268. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2269. card->options.adp.supported_funcs =
  2270. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2271. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2272. }
  2273. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2274. __u32 command, __u32 cmdlen)
  2275. {
  2276. struct qeth_cmd_buffer *iob;
  2277. struct qeth_ipa_cmd *cmd;
  2278. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2279. QETH_PROT_IPV4);
  2280. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2281. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2282. cmd->data.setadapterparms.hdr.command_code = command;
  2283. cmd->data.setadapterparms.hdr.used_total = 1;
  2284. cmd->data.setadapterparms.hdr.seq_no = 1;
  2285. return iob;
  2286. }
  2287. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2288. int qeth_query_setadapterparms(struct qeth_card *card)
  2289. {
  2290. int rc;
  2291. struct qeth_cmd_buffer *iob;
  2292. QETH_DBF_TEXT(TRACE, 3, "queryadp");
  2293. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2294. sizeof(struct qeth_ipacmd_setadpparms));
  2295. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2296. return rc;
  2297. }
  2298. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2299. int qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  2300. unsigned int siga_error, const char *dbftext)
  2301. {
  2302. if (qdio_error || siga_error) {
  2303. QETH_DBF_TEXT(TRACE, 2, dbftext);
  2304. QETH_DBF_TEXT(QERR, 2, dbftext);
  2305. QETH_DBF_TEXT_(QERR, 2, " F15=%02X",
  2306. buf->element[15].flags & 0xff);
  2307. QETH_DBF_TEXT_(QERR, 2, " F14=%02X",
  2308. buf->element[14].flags & 0xff);
  2309. QETH_DBF_TEXT_(QERR, 2, " qerr=%X", qdio_error);
  2310. QETH_DBF_TEXT_(QERR, 2, " serr=%X", siga_error);
  2311. return 1;
  2312. }
  2313. return 0;
  2314. }
  2315. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2316. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2317. {
  2318. struct qeth_qdio_q *queue = card->qdio.in_q;
  2319. int count;
  2320. int i;
  2321. int rc;
  2322. int newcount = 0;
  2323. QETH_DBF_TEXT(TRACE, 6, "queinbuf");
  2324. count = (index < queue->next_buf_to_init)?
  2325. card->qdio.in_buf_pool.buf_count -
  2326. (queue->next_buf_to_init - index) :
  2327. card->qdio.in_buf_pool.buf_count -
  2328. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2329. /* only requeue at a certain threshold to avoid SIGAs */
  2330. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2331. for (i = queue->next_buf_to_init;
  2332. i < queue->next_buf_to_init + count; ++i) {
  2333. if (qeth_init_input_buffer(card,
  2334. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2335. break;
  2336. } else {
  2337. newcount++;
  2338. }
  2339. }
  2340. if (newcount < count) {
  2341. /* we are in memory shortage so we switch back to
  2342. traditional skb allocation and drop packages */
  2343. if (!atomic_read(&card->force_alloc_skb) &&
  2344. net_ratelimit())
  2345. PRINT_WARN("Switch to alloc skb\n");
  2346. atomic_set(&card->force_alloc_skb, 3);
  2347. count = newcount;
  2348. } else {
  2349. if ((atomic_read(&card->force_alloc_skb) == 1) &&
  2350. net_ratelimit())
  2351. PRINT_WARN("Switch to sg\n");
  2352. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2353. }
  2354. /*
  2355. * according to old code it should be avoided to requeue all
  2356. * 128 buffers in order to benefit from PCI avoidance.
  2357. * this function keeps at least one buffer (the buffer at
  2358. * 'index') un-requeued -> this buffer is the first buffer that
  2359. * will be requeued the next time
  2360. */
  2361. if (card->options.performance_stats) {
  2362. card->perf_stats.inbound_do_qdio_cnt++;
  2363. card->perf_stats.inbound_do_qdio_start_time =
  2364. qeth_get_micros();
  2365. }
  2366. rc = do_QDIO(CARD_DDEV(card),
  2367. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2368. 0, queue->next_buf_to_init, count, NULL);
  2369. if (card->options.performance_stats)
  2370. card->perf_stats.inbound_do_qdio_time +=
  2371. qeth_get_micros() -
  2372. card->perf_stats.inbound_do_qdio_start_time;
  2373. if (rc) {
  2374. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2375. "return %i (device %s).\n",
  2376. rc, CARD_DDEV_ID(card));
  2377. QETH_DBF_TEXT(TRACE, 2, "qinberr");
  2378. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  2379. }
  2380. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2381. QDIO_MAX_BUFFERS_PER_Q;
  2382. }
  2383. }
  2384. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2385. static int qeth_handle_send_error(struct qeth_card *card,
  2386. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err,
  2387. unsigned int siga_err)
  2388. {
  2389. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2390. int cc = siga_err & 3;
  2391. QETH_DBF_TEXT(TRACE, 6, "hdsnderr");
  2392. qeth_check_qdio_errors(buffer->buffer, qdio_err, siga_err, "qouterr");
  2393. switch (cc) {
  2394. case 0:
  2395. if (qdio_err) {
  2396. QETH_DBF_TEXT(TRACE, 1, "lnkfail");
  2397. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2398. QETH_DBF_TEXT_(TRACE, 1, "%04x %02x",
  2399. (u16)qdio_err, (u8)sbalf15);
  2400. return QETH_SEND_ERROR_LINK_FAILURE;
  2401. }
  2402. return QETH_SEND_ERROR_NONE;
  2403. case 2:
  2404. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2405. QETH_DBF_TEXT(TRACE, 1, "SIGAcc2B");
  2406. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2407. return QETH_SEND_ERROR_KICK_IT;
  2408. }
  2409. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2410. return QETH_SEND_ERROR_RETRY;
  2411. return QETH_SEND_ERROR_LINK_FAILURE;
  2412. /* look at qdio_error and sbalf 15 */
  2413. case 1:
  2414. QETH_DBF_TEXT(TRACE, 1, "SIGAcc1");
  2415. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2416. return QETH_SEND_ERROR_LINK_FAILURE;
  2417. case 3:
  2418. default:
  2419. QETH_DBF_TEXT(TRACE, 1, "SIGAcc3");
  2420. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2421. return QETH_SEND_ERROR_KICK_IT;
  2422. }
  2423. }
  2424. /*
  2425. * Switched to packing state if the number of used buffers on a queue
  2426. * reaches a certain limit.
  2427. */
  2428. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2429. {
  2430. if (!queue->do_pack) {
  2431. if (atomic_read(&queue->used_buffers)
  2432. >= QETH_HIGH_WATERMARK_PACK){
  2433. /* switch non-PACKING -> PACKING */
  2434. QETH_DBF_TEXT(TRACE, 6, "np->pack");
  2435. if (queue->card->options.performance_stats)
  2436. queue->card->perf_stats.sc_dp_p++;
  2437. queue->do_pack = 1;
  2438. }
  2439. }
  2440. }
  2441. /*
  2442. * Switches from packing to non-packing mode. If there is a packing
  2443. * buffer on the queue this buffer will be prepared to be flushed.
  2444. * In that case 1 is returned to inform the caller. If no buffer
  2445. * has to be flushed, zero is returned.
  2446. */
  2447. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2448. {
  2449. struct qeth_qdio_out_buffer *buffer;
  2450. int flush_count = 0;
  2451. if (queue->do_pack) {
  2452. if (atomic_read(&queue->used_buffers)
  2453. <= QETH_LOW_WATERMARK_PACK) {
  2454. /* switch PACKING -> non-PACKING */
  2455. QETH_DBF_TEXT(TRACE, 6, "pack->np");
  2456. if (queue->card->options.performance_stats)
  2457. queue->card->perf_stats.sc_p_dp++;
  2458. queue->do_pack = 0;
  2459. /* flush packing buffers */
  2460. buffer = &queue->bufs[queue->next_buf_to_fill];
  2461. if ((atomic_read(&buffer->state) ==
  2462. QETH_QDIO_BUF_EMPTY) &&
  2463. (buffer->next_element_to_fill > 0)) {
  2464. atomic_set(&buffer->state,
  2465. QETH_QDIO_BUF_PRIMED);
  2466. flush_count++;
  2467. queue->next_buf_to_fill =
  2468. (queue->next_buf_to_fill + 1) %
  2469. QDIO_MAX_BUFFERS_PER_Q;
  2470. }
  2471. }
  2472. }
  2473. return flush_count;
  2474. }
  2475. /*
  2476. * Called to flush a packing buffer if no more pci flags are on the queue.
  2477. * Checks if there is a packing buffer and prepares it to be flushed.
  2478. * In that case returns 1, otherwise zero.
  2479. */
  2480. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2481. {
  2482. struct qeth_qdio_out_buffer *buffer;
  2483. buffer = &queue->bufs[queue->next_buf_to_fill];
  2484. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2485. (buffer->next_element_to_fill > 0)) {
  2486. /* it's a packing buffer */
  2487. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2488. queue->next_buf_to_fill =
  2489. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2490. return 1;
  2491. }
  2492. return 0;
  2493. }
  2494. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2495. int index, int count)
  2496. {
  2497. struct qeth_qdio_out_buffer *buf;
  2498. int rc;
  2499. int i;
  2500. unsigned int qdio_flags;
  2501. QETH_DBF_TEXT(TRACE, 6, "flushbuf");
  2502. for (i = index; i < index + count; ++i) {
  2503. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2504. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2505. SBAL_FLAGS_LAST_ENTRY;
  2506. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2507. continue;
  2508. if (!queue->do_pack) {
  2509. if ((atomic_read(&queue->used_buffers) >=
  2510. (QETH_HIGH_WATERMARK_PACK -
  2511. QETH_WATERMARK_PACK_FUZZ)) &&
  2512. !atomic_read(&queue->set_pci_flags_count)) {
  2513. /* it's likely that we'll go to packing
  2514. * mode soon */
  2515. atomic_inc(&queue->set_pci_flags_count);
  2516. buf->buffer->element[0].flags |= 0x40;
  2517. }
  2518. } else {
  2519. if (!atomic_read(&queue->set_pci_flags_count)) {
  2520. /*
  2521. * there's no outstanding PCI any more, so we
  2522. * have to request a PCI to be sure the the PCI
  2523. * will wake at some time in the future then we
  2524. * can flush packed buffers that might still be
  2525. * hanging around, which can happen if no
  2526. * further send was requested by the stack
  2527. */
  2528. atomic_inc(&queue->set_pci_flags_count);
  2529. buf->buffer->element[0].flags |= 0x40;
  2530. }
  2531. }
  2532. }
  2533. queue->card->dev->trans_start = jiffies;
  2534. if (queue->card->options.performance_stats) {
  2535. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2536. queue->card->perf_stats.outbound_do_qdio_start_time =
  2537. qeth_get_micros();
  2538. }
  2539. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2540. if (under_int)
  2541. qdio_flags |= QDIO_FLAG_UNDER_INTERRUPT;
  2542. if (atomic_read(&queue->set_pci_flags_count))
  2543. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2544. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2545. queue->queue_no, index, count, NULL);
  2546. if (queue->card->options.performance_stats)
  2547. queue->card->perf_stats.outbound_do_qdio_time +=
  2548. qeth_get_micros() -
  2549. queue->card->perf_stats.outbound_do_qdio_start_time;
  2550. if (rc) {
  2551. QETH_DBF_TEXT(TRACE, 2, "flushbuf");
  2552. QETH_DBF_TEXT_(TRACE, 2, " err%d", rc);
  2553. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_DDEV_ID(queue->card));
  2554. queue->card->stats.tx_errors += count;
  2555. /* this must not happen under normal circumstances. if it
  2556. * happens something is really wrong -> recover */
  2557. qeth_schedule_recovery(queue->card);
  2558. return;
  2559. }
  2560. atomic_add(count, &queue->used_buffers);
  2561. if (queue->card->options.performance_stats)
  2562. queue->card->perf_stats.bufs_sent += count;
  2563. }
  2564. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2565. {
  2566. int index;
  2567. int flush_cnt = 0;
  2568. int q_was_packing = 0;
  2569. /*
  2570. * check if weed have to switch to non-packing mode or if
  2571. * we have to get a pci flag out on the queue
  2572. */
  2573. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2574. !atomic_read(&queue->set_pci_flags_count)) {
  2575. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2576. QETH_OUT_Q_UNLOCKED) {
  2577. /*
  2578. * If we get in here, there was no action in
  2579. * do_send_packet. So, we check if there is a
  2580. * packing buffer to be flushed here.
  2581. */
  2582. netif_stop_queue(queue->card->dev);
  2583. index = queue->next_buf_to_fill;
  2584. q_was_packing = queue->do_pack;
  2585. /* queue->do_pack may change */
  2586. barrier();
  2587. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2588. if (!flush_cnt &&
  2589. !atomic_read(&queue->set_pci_flags_count))
  2590. flush_cnt +=
  2591. qeth_flush_buffers_on_no_pci(queue);
  2592. if (queue->card->options.performance_stats &&
  2593. q_was_packing)
  2594. queue->card->perf_stats.bufs_sent_pack +=
  2595. flush_cnt;
  2596. if (flush_cnt)
  2597. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2598. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2599. }
  2600. }
  2601. }
  2602. void qeth_qdio_output_handler(struct ccw_device *ccwdev, unsigned int status,
  2603. unsigned int qdio_error, unsigned int siga_error,
  2604. unsigned int __queue, int first_element, int count,
  2605. unsigned long card_ptr)
  2606. {
  2607. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2608. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2609. struct qeth_qdio_out_buffer *buffer;
  2610. int i;
  2611. QETH_DBF_TEXT(TRACE, 6, "qdouhdl");
  2612. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2613. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION) {
  2614. QETH_DBF_TEXT(TRACE, 2, "achkcond");
  2615. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  2616. QETH_DBF_TEXT_(TRACE, 2, "%08x", status);
  2617. netif_stop_queue(card->dev);
  2618. qeth_schedule_recovery(card);
  2619. return;
  2620. }
  2621. }
  2622. if (card->options.performance_stats) {
  2623. card->perf_stats.outbound_handler_cnt++;
  2624. card->perf_stats.outbound_handler_start_time =
  2625. qeth_get_micros();
  2626. }
  2627. for (i = first_element; i < (first_element + count); ++i) {
  2628. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2629. /*we only handle the KICK_IT error by doing a recovery */
  2630. if (qeth_handle_send_error(card, buffer,
  2631. qdio_error, siga_error)
  2632. == QETH_SEND_ERROR_KICK_IT){
  2633. netif_stop_queue(card->dev);
  2634. qeth_schedule_recovery(card);
  2635. return;
  2636. }
  2637. qeth_clear_output_buffer(queue, buffer);
  2638. }
  2639. atomic_sub(count, &queue->used_buffers);
  2640. /* check if we need to do something on this outbound queue */
  2641. if (card->info.type != QETH_CARD_TYPE_IQD)
  2642. qeth_check_outbound_queue(queue);
  2643. netif_wake_queue(queue->card->dev);
  2644. if (card->options.performance_stats)
  2645. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2646. card->perf_stats.outbound_handler_start_time;
  2647. }
  2648. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  2649. int qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  2650. {
  2651. int cast_type = RTN_UNSPEC;
  2652. if (card->info.type == QETH_CARD_TYPE_OSN)
  2653. return cast_type;
  2654. if (skb->dst && skb->dst->neighbour) {
  2655. cast_type = skb->dst->neighbour->type;
  2656. if ((cast_type == RTN_BROADCAST) ||
  2657. (cast_type == RTN_MULTICAST) ||
  2658. (cast_type == RTN_ANYCAST))
  2659. return cast_type;
  2660. else
  2661. return RTN_UNSPEC;
  2662. }
  2663. /* try something else */
  2664. if (skb->protocol == ETH_P_IPV6)
  2665. return (skb_network_header(skb)[24] == 0xff) ?
  2666. RTN_MULTICAST : 0;
  2667. else if (skb->protocol == ETH_P_IP)
  2668. return ((skb_network_header(skb)[16] & 0xf0) == 0xe0) ?
  2669. RTN_MULTICAST : 0;
  2670. /* ... */
  2671. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  2672. return RTN_BROADCAST;
  2673. else {
  2674. u16 hdr_mac;
  2675. hdr_mac = *((u16 *)skb->data);
  2676. /* tr multicast? */
  2677. switch (card->info.link_type) {
  2678. case QETH_LINK_TYPE_HSTR:
  2679. case QETH_LINK_TYPE_LANE_TR:
  2680. if ((hdr_mac == QETH_TR_MAC_NC) ||
  2681. (hdr_mac == QETH_TR_MAC_C))
  2682. return RTN_MULTICAST;
  2683. break;
  2684. /* eth or so multicast? */
  2685. default:
  2686. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  2687. (hdr_mac == QETH_ETH_MAC_V6))
  2688. return RTN_MULTICAST;
  2689. }
  2690. }
  2691. return cast_type;
  2692. }
  2693. EXPORT_SYMBOL_GPL(qeth_get_cast_type);
  2694. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  2695. int ipv, int cast_type)
  2696. {
  2697. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  2698. return card->qdio.default_out_queue;
  2699. switch (card->qdio.no_out_queues) {
  2700. case 4:
  2701. if (cast_type && card->info.is_multicast_different)
  2702. return card->info.is_multicast_different &
  2703. (card->qdio.no_out_queues - 1);
  2704. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  2705. const u8 tos = ip_hdr(skb)->tos;
  2706. if (card->qdio.do_prio_queueing ==
  2707. QETH_PRIO_Q_ING_TOS) {
  2708. if (tos & IP_TOS_NOTIMPORTANT)
  2709. return 3;
  2710. if (tos & IP_TOS_HIGHRELIABILITY)
  2711. return 2;
  2712. if (tos & IP_TOS_HIGHTHROUGHPUT)
  2713. return 1;
  2714. if (tos & IP_TOS_LOWDELAY)
  2715. return 0;
  2716. }
  2717. if (card->qdio.do_prio_queueing ==
  2718. QETH_PRIO_Q_ING_PREC)
  2719. return 3 - (tos >> 6);
  2720. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  2721. /* TODO: IPv6!!! */
  2722. }
  2723. return card->qdio.default_out_queue;
  2724. case 1: /* fallthrough for single-out-queue 1920-device */
  2725. default:
  2726. return card->qdio.default_out_queue;
  2727. }
  2728. }
  2729. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  2730. static void __qeth_free_new_skb(struct sk_buff *orig_skb,
  2731. struct sk_buff *new_skb)
  2732. {
  2733. if (orig_skb != new_skb)
  2734. dev_kfree_skb_any(new_skb);
  2735. }
  2736. static inline struct sk_buff *qeth_realloc_headroom(struct qeth_card *card,
  2737. struct sk_buff *skb, int size)
  2738. {
  2739. struct sk_buff *new_skb = skb;
  2740. if (skb_headroom(skb) >= size)
  2741. return skb;
  2742. new_skb = skb_realloc_headroom(skb, size);
  2743. if (!new_skb)
  2744. PRINT_ERR("Could not realloc headroom for qeth_hdr "
  2745. "on interface %s", QETH_CARD_IFNAME(card));
  2746. return new_skb;
  2747. }
  2748. struct sk_buff *qeth_prepare_skb(struct qeth_card *card, struct sk_buff *skb,
  2749. struct qeth_hdr **hdr)
  2750. {
  2751. struct sk_buff *new_skb;
  2752. QETH_DBF_TEXT(TRACE, 6, "prepskb");
  2753. new_skb = qeth_realloc_headroom(card, skb,
  2754. sizeof(struct qeth_hdr));
  2755. if (!new_skb)
  2756. return NULL;
  2757. *hdr = ((struct qeth_hdr *)qeth_push_skb(card, new_skb,
  2758. sizeof(struct qeth_hdr)));
  2759. if (*hdr == NULL) {
  2760. __qeth_free_new_skb(skb, new_skb);
  2761. return NULL;
  2762. }
  2763. return new_skb;
  2764. }
  2765. EXPORT_SYMBOL_GPL(qeth_prepare_skb);
  2766. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  2767. struct sk_buff *skb, int elems)
  2768. {
  2769. int elements_needed = 0;
  2770. if (skb_shinfo(skb)->nr_frags > 0)
  2771. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  2772. if (elements_needed == 0)
  2773. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  2774. + skb->len) >> PAGE_SHIFT);
  2775. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  2776. PRINT_ERR("Invalid size of IP packet "
  2777. "(Number=%d / Length=%d). Discarded.\n",
  2778. (elements_needed+elems), skb->len);
  2779. return 0;
  2780. }
  2781. return elements_needed;
  2782. }
  2783. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  2784. static void __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  2785. int is_tso, int *next_element_to_fill)
  2786. {
  2787. int length = skb->len;
  2788. int length_here;
  2789. int element;
  2790. char *data;
  2791. int first_lap ;
  2792. element = *next_element_to_fill;
  2793. data = skb->data;
  2794. first_lap = (is_tso == 0 ? 1 : 0);
  2795. while (length > 0) {
  2796. /* length_here is the remaining amount of data in this page */
  2797. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  2798. if (length < length_here)
  2799. length_here = length;
  2800. buffer->element[element].addr = data;
  2801. buffer->element[element].length = length_here;
  2802. length -= length_here;
  2803. if (!length) {
  2804. if (first_lap)
  2805. buffer->element[element].flags = 0;
  2806. else
  2807. buffer->element[element].flags =
  2808. SBAL_FLAGS_LAST_FRAG;
  2809. } else {
  2810. if (first_lap)
  2811. buffer->element[element].flags =
  2812. SBAL_FLAGS_FIRST_FRAG;
  2813. else
  2814. buffer->element[element].flags =
  2815. SBAL_FLAGS_MIDDLE_FRAG;
  2816. }
  2817. data += length_here;
  2818. element++;
  2819. first_lap = 0;
  2820. }
  2821. *next_element_to_fill = element;
  2822. }
  2823. static int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  2824. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb)
  2825. {
  2826. struct qdio_buffer *buffer;
  2827. struct qeth_hdr_tso *hdr;
  2828. int flush_cnt = 0, hdr_len, large_send = 0;
  2829. QETH_DBF_TEXT(TRACE, 6, "qdfillbf");
  2830. buffer = buf->buffer;
  2831. atomic_inc(&skb->users);
  2832. skb_queue_tail(&buf->skb_list, skb);
  2833. hdr = (struct qeth_hdr_tso *) skb->data;
  2834. /*check first on TSO ....*/
  2835. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  2836. int element = buf->next_element_to_fill;
  2837. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  2838. /*fill first buffer entry only with header information */
  2839. buffer->element[element].addr = skb->data;
  2840. buffer->element[element].length = hdr_len;
  2841. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  2842. buf->next_element_to_fill++;
  2843. skb->data += hdr_len;
  2844. skb->len -= hdr_len;
  2845. large_send = 1;
  2846. }
  2847. if (skb_shinfo(skb)->nr_frags == 0)
  2848. __qeth_fill_buffer(skb, buffer, large_send,
  2849. (int *)&buf->next_element_to_fill);
  2850. else
  2851. __qeth_fill_buffer_frag(skb, buffer, large_send,
  2852. (int *)&buf->next_element_to_fill);
  2853. if (!queue->do_pack) {
  2854. QETH_DBF_TEXT(TRACE, 6, "fillbfnp");
  2855. /* set state to PRIMED -> will be flushed */
  2856. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2857. flush_cnt = 1;
  2858. } else {
  2859. QETH_DBF_TEXT(TRACE, 6, "fillbfpa");
  2860. if (queue->card->options.performance_stats)
  2861. queue->card->perf_stats.skbs_sent_pack++;
  2862. if (buf->next_element_to_fill >=
  2863. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  2864. /*
  2865. * packed buffer if full -> set state PRIMED
  2866. * -> will be flushed
  2867. */
  2868. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2869. flush_cnt = 1;
  2870. }
  2871. }
  2872. return flush_cnt;
  2873. }
  2874. int qeth_do_send_packet_fast(struct qeth_card *card,
  2875. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  2876. struct qeth_hdr *hdr, int elements_needed,
  2877. struct qeth_eddp_context *ctx)
  2878. {
  2879. struct qeth_qdio_out_buffer *buffer;
  2880. int buffers_needed = 0;
  2881. int flush_cnt = 0;
  2882. int index;
  2883. QETH_DBF_TEXT(TRACE, 6, "dosndpfa");
  2884. /* spin until we get the queue ... */
  2885. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2886. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2887. /* ... now we've got the queue */
  2888. index = queue->next_buf_to_fill;
  2889. buffer = &queue->bufs[queue->next_buf_to_fill];
  2890. /*
  2891. * check if buffer is empty to make sure that we do not 'overtake'
  2892. * ourselves and try to fill a buffer that is already primed
  2893. */
  2894. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  2895. goto out;
  2896. if (ctx == NULL)
  2897. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  2898. QDIO_MAX_BUFFERS_PER_Q;
  2899. else {
  2900. buffers_needed = qeth_eddp_check_buffers_for_context(queue,
  2901. ctx);
  2902. if (buffers_needed < 0)
  2903. goto out;
  2904. queue->next_buf_to_fill =
  2905. (queue->next_buf_to_fill + buffers_needed) %
  2906. QDIO_MAX_BUFFERS_PER_Q;
  2907. }
  2908. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2909. if (ctx == NULL) {
  2910. qeth_fill_buffer(queue, buffer, skb);
  2911. qeth_flush_buffers(queue, 0, index, 1);
  2912. } else {
  2913. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  2914. WARN_ON(buffers_needed != flush_cnt);
  2915. qeth_flush_buffers(queue, 0, index, flush_cnt);
  2916. }
  2917. return 0;
  2918. out:
  2919. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2920. return -EBUSY;
  2921. }
  2922. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  2923. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  2924. struct sk_buff *skb, struct qeth_hdr *hdr,
  2925. int elements_needed, struct qeth_eddp_context *ctx)
  2926. {
  2927. struct qeth_qdio_out_buffer *buffer;
  2928. int start_index;
  2929. int flush_count = 0;
  2930. int do_pack = 0;
  2931. int tmp;
  2932. int rc = 0;
  2933. QETH_DBF_TEXT(TRACE, 6, "dosndpkt");
  2934. /* spin until we get the queue ... */
  2935. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2936. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2937. start_index = queue->next_buf_to_fill;
  2938. buffer = &queue->bufs[queue->next_buf_to_fill];
  2939. /*
  2940. * check if buffer is empty to make sure that we do not 'overtake'
  2941. * ourselves and try to fill a buffer that is already primed
  2942. */
  2943. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  2944. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2945. return -EBUSY;
  2946. }
  2947. /* check if we need to switch packing state of this queue */
  2948. qeth_switch_to_packing_if_needed(queue);
  2949. if (queue->do_pack) {
  2950. do_pack = 1;
  2951. if (ctx == NULL) {
  2952. /* does packet fit in current buffer? */
  2953. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  2954. buffer->next_element_to_fill) < elements_needed) {
  2955. /* ... no -> set state PRIMED */
  2956. atomic_set(&buffer->state,
  2957. QETH_QDIO_BUF_PRIMED);
  2958. flush_count++;
  2959. queue->next_buf_to_fill =
  2960. (queue->next_buf_to_fill + 1) %
  2961. QDIO_MAX_BUFFERS_PER_Q;
  2962. buffer = &queue->bufs[queue->next_buf_to_fill];
  2963. /* we did a step forward, so check buffer state
  2964. * again */
  2965. if (atomic_read(&buffer->state) !=
  2966. QETH_QDIO_BUF_EMPTY){
  2967. qeth_flush_buffers(queue, 0,
  2968. start_index, flush_count);
  2969. atomic_set(&queue->state,
  2970. QETH_OUT_Q_UNLOCKED);
  2971. return -EBUSY;
  2972. }
  2973. }
  2974. } else {
  2975. /* check if we have enough elements (including following
  2976. * free buffers) to handle eddp context */
  2977. if (qeth_eddp_check_buffers_for_context(queue, ctx)
  2978. < 0) {
  2979. if (net_ratelimit())
  2980. PRINT_WARN("eddp tx_dropped 1\n");
  2981. rc = -EBUSY;
  2982. goto out;
  2983. }
  2984. }
  2985. }
  2986. if (ctx == NULL)
  2987. tmp = qeth_fill_buffer(queue, buffer, skb);
  2988. else {
  2989. tmp = qeth_eddp_fill_buffer(queue, ctx,
  2990. queue->next_buf_to_fill);
  2991. if (tmp < 0) {
  2992. PRINT_ERR("eddp tx_dropped 2\n");
  2993. rc = -EBUSY;
  2994. goto out;
  2995. }
  2996. }
  2997. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  2998. QDIO_MAX_BUFFERS_PER_Q;
  2999. flush_count += tmp;
  3000. out:
  3001. if (flush_count)
  3002. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3003. else if (!atomic_read(&queue->set_pci_flags_count))
  3004. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3005. /*
  3006. * queue->state will go from LOCKED -> UNLOCKED or from
  3007. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3008. * (switch packing state or flush buffer to get another pci flag out).
  3009. * In that case we will enter this loop
  3010. */
  3011. while (atomic_dec_return(&queue->state)) {
  3012. flush_count = 0;
  3013. start_index = queue->next_buf_to_fill;
  3014. /* check if we can go back to non-packing state */
  3015. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3016. /*
  3017. * check if we need to flush a packing buffer to get a pci
  3018. * flag out on the queue
  3019. */
  3020. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3021. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3022. if (flush_count)
  3023. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3024. }
  3025. /* at this point the queue is UNLOCKED again */
  3026. if (queue->card->options.performance_stats && do_pack)
  3027. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3028. return rc;
  3029. }
  3030. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3031. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3032. struct qeth_reply *reply, unsigned long data)
  3033. {
  3034. struct qeth_ipa_cmd *cmd;
  3035. struct qeth_ipacmd_setadpparms *setparms;
  3036. QETH_DBF_TEXT(TRACE, 4, "prmadpcb");
  3037. cmd = (struct qeth_ipa_cmd *) data;
  3038. setparms = &(cmd->data.setadapterparms);
  3039. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3040. if (cmd->hdr.return_code) {
  3041. QETH_DBF_TEXT_(TRACE, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3042. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3043. }
  3044. card->info.promisc_mode = setparms->data.mode;
  3045. return 0;
  3046. }
  3047. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3048. {
  3049. enum qeth_ipa_promisc_modes mode;
  3050. struct net_device *dev = card->dev;
  3051. struct qeth_cmd_buffer *iob;
  3052. struct qeth_ipa_cmd *cmd;
  3053. QETH_DBF_TEXT(TRACE, 4, "setprom");
  3054. if (((dev->flags & IFF_PROMISC) &&
  3055. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3056. (!(dev->flags & IFF_PROMISC) &&
  3057. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3058. return;
  3059. mode = SET_PROMISC_MODE_OFF;
  3060. if (dev->flags & IFF_PROMISC)
  3061. mode = SET_PROMISC_MODE_ON;
  3062. QETH_DBF_TEXT_(TRACE, 4, "mode:%x", mode);
  3063. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3064. sizeof(struct qeth_ipacmd_setadpparms));
  3065. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3066. cmd->data.setadapterparms.data.mode = mode;
  3067. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3068. }
  3069. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3070. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3071. {
  3072. struct qeth_card *card;
  3073. char dbf_text[15];
  3074. card = netdev_priv(dev);
  3075. QETH_DBF_TEXT(TRACE, 4, "chgmtu");
  3076. sprintf(dbf_text, "%8x", new_mtu);
  3077. QETH_DBF_TEXT(TRACE, 4, dbf_text);
  3078. if (new_mtu < 64)
  3079. return -EINVAL;
  3080. if (new_mtu > 65535)
  3081. return -EINVAL;
  3082. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3083. (!qeth_mtu_is_valid(card, new_mtu)))
  3084. return -EINVAL;
  3085. dev->mtu = new_mtu;
  3086. return 0;
  3087. }
  3088. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3089. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3090. {
  3091. struct qeth_card *card;
  3092. card = netdev_priv(dev);
  3093. QETH_DBF_TEXT(TRACE, 5, "getstat");
  3094. return &card->stats;
  3095. }
  3096. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3097. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3098. struct qeth_reply *reply, unsigned long data)
  3099. {
  3100. struct qeth_ipa_cmd *cmd;
  3101. QETH_DBF_TEXT(TRACE, 4, "chgmaccb");
  3102. cmd = (struct qeth_ipa_cmd *) data;
  3103. if (!card->options.layer2 ||
  3104. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3105. memcpy(card->dev->dev_addr,
  3106. &cmd->data.setadapterparms.data.change_addr.addr,
  3107. OSA_ADDR_LEN);
  3108. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3109. }
  3110. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3111. return 0;
  3112. }
  3113. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3114. {
  3115. int rc;
  3116. struct qeth_cmd_buffer *iob;
  3117. struct qeth_ipa_cmd *cmd;
  3118. QETH_DBF_TEXT(TRACE, 4, "chgmac");
  3119. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3120. sizeof(struct qeth_ipacmd_setadpparms));
  3121. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3122. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3123. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3124. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3125. card->dev->dev_addr, OSA_ADDR_LEN);
  3126. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3127. NULL);
  3128. return rc;
  3129. }
  3130. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3131. void qeth_tx_timeout(struct net_device *dev)
  3132. {
  3133. struct qeth_card *card;
  3134. card = netdev_priv(dev);
  3135. card->stats.tx_errors++;
  3136. qeth_schedule_recovery(card);
  3137. }
  3138. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3139. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3140. {
  3141. struct qeth_card *card = netdev_priv(dev);
  3142. int rc = 0;
  3143. switch (regnum) {
  3144. case MII_BMCR: /* Basic mode control register */
  3145. rc = BMCR_FULLDPLX;
  3146. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3147. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3148. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3149. rc |= BMCR_SPEED100;
  3150. break;
  3151. case MII_BMSR: /* Basic mode status register */
  3152. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3153. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3154. BMSR_100BASE4;
  3155. break;
  3156. case MII_PHYSID1: /* PHYS ID 1 */
  3157. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3158. dev->dev_addr[2];
  3159. rc = (rc >> 5) & 0xFFFF;
  3160. break;
  3161. case MII_PHYSID2: /* PHYS ID 2 */
  3162. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3163. break;
  3164. case MII_ADVERTISE: /* Advertisement control reg */
  3165. rc = ADVERTISE_ALL;
  3166. break;
  3167. case MII_LPA: /* Link partner ability reg */
  3168. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3169. LPA_100BASE4 | LPA_LPACK;
  3170. break;
  3171. case MII_EXPANSION: /* Expansion register */
  3172. break;
  3173. case MII_DCOUNTER: /* disconnect counter */
  3174. break;
  3175. case MII_FCSCOUNTER: /* false carrier counter */
  3176. break;
  3177. case MII_NWAYTEST: /* N-way auto-neg test register */
  3178. break;
  3179. case MII_RERRCOUNTER: /* rx error counter */
  3180. rc = card->stats.rx_errors;
  3181. break;
  3182. case MII_SREVISION: /* silicon revision */
  3183. break;
  3184. case MII_RESV1: /* reserved 1 */
  3185. break;
  3186. case MII_LBRERROR: /* loopback, rx, bypass error */
  3187. break;
  3188. case MII_PHYADDR: /* physical address */
  3189. break;
  3190. case MII_RESV2: /* reserved 2 */
  3191. break;
  3192. case MII_TPISTATUS: /* TPI status for 10mbps */
  3193. break;
  3194. case MII_NCONFIG: /* network interface config */
  3195. break;
  3196. default:
  3197. break;
  3198. }
  3199. return rc;
  3200. }
  3201. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3202. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3203. struct qeth_cmd_buffer *iob, int len,
  3204. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3205. unsigned long),
  3206. void *reply_param)
  3207. {
  3208. u16 s1, s2;
  3209. QETH_DBF_TEXT(TRACE, 4, "sendsnmp");
  3210. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3211. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3212. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3213. /* adjust PDU length fields in IPA_PDU_HEADER */
  3214. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3215. s2 = (u32) len;
  3216. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3217. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3218. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3219. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3220. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3221. reply_cb, reply_param);
  3222. }
  3223. static int qeth_snmp_command_cb(struct qeth_card *card,
  3224. struct qeth_reply *reply, unsigned long sdata)
  3225. {
  3226. struct qeth_ipa_cmd *cmd;
  3227. struct qeth_arp_query_info *qinfo;
  3228. struct qeth_snmp_cmd *snmp;
  3229. unsigned char *data;
  3230. __u16 data_len;
  3231. QETH_DBF_TEXT(TRACE, 3, "snpcmdcb");
  3232. cmd = (struct qeth_ipa_cmd *) sdata;
  3233. data = (unsigned char *)((char *)cmd - reply->offset);
  3234. qinfo = (struct qeth_arp_query_info *) reply->param;
  3235. snmp = &cmd->data.setadapterparms.data.snmp;
  3236. if (cmd->hdr.return_code) {
  3237. QETH_DBF_TEXT_(TRACE, 4, "scer1%i", cmd->hdr.return_code);
  3238. return 0;
  3239. }
  3240. if (cmd->data.setadapterparms.hdr.return_code) {
  3241. cmd->hdr.return_code =
  3242. cmd->data.setadapterparms.hdr.return_code;
  3243. QETH_DBF_TEXT_(TRACE, 4, "scer2%i", cmd->hdr.return_code);
  3244. return 0;
  3245. }
  3246. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3247. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3248. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3249. else
  3250. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3251. /* check if there is enough room in userspace */
  3252. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3253. QETH_DBF_TEXT_(TRACE, 4, "scer3%i", -ENOMEM);
  3254. cmd->hdr.return_code = -ENOMEM;
  3255. return 0;
  3256. }
  3257. QETH_DBF_TEXT_(TRACE, 4, "snore%i",
  3258. cmd->data.setadapterparms.hdr.used_total);
  3259. QETH_DBF_TEXT_(TRACE, 4, "sseqn%i",
  3260. cmd->data.setadapterparms.hdr.seq_no);
  3261. /*copy entries to user buffer*/
  3262. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3263. memcpy(qinfo->udata + qinfo->udata_offset,
  3264. (char *)snmp,
  3265. data_len + offsetof(struct qeth_snmp_cmd, data));
  3266. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3267. } else {
  3268. memcpy(qinfo->udata + qinfo->udata_offset,
  3269. (char *)&snmp->request, data_len);
  3270. }
  3271. qinfo->udata_offset += data_len;
  3272. /* check if all replies received ... */
  3273. QETH_DBF_TEXT_(TRACE, 4, "srtot%i",
  3274. cmd->data.setadapterparms.hdr.used_total);
  3275. QETH_DBF_TEXT_(TRACE, 4, "srseq%i",
  3276. cmd->data.setadapterparms.hdr.seq_no);
  3277. if (cmd->data.setadapterparms.hdr.seq_no <
  3278. cmd->data.setadapterparms.hdr.used_total)
  3279. return 1;
  3280. return 0;
  3281. }
  3282. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3283. {
  3284. struct qeth_cmd_buffer *iob;
  3285. struct qeth_ipa_cmd *cmd;
  3286. struct qeth_snmp_ureq *ureq;
  3287. int req_len;
  3288. struct qeth_arp_query_info qinfo = {0, };
  3289. int rc = 0;
  3290. QETH_DBF_TEXT(TRACE, 3, "snmpcmd");
  3291. if (card->info.guestlan)
  3292. return -EOPNOTSUPP;
  3293. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3294. (!card->options.layer2)) {
  3295. PRINT_WARN("SNMP Query MIBS not supported "
  3296. "on %s!\n", QETH_CARD_IFNAME(card));
  3297. return -EOPNOTSUPP;
  3298. }
  3299. /* skip 4 bytes (data_len struct member) to get req_len */
  3300. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3301. return -EFAULT;
  3302. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  3303. if (!ureq) {
  3304. QETH_DBF_TEXT(TRACE, 2, "snmpnome");
  3305. return -ENOMEM;
  3306. }
  3307. if (copy_from_user(ureq, udata,
  3308. req_len + sizeof(struct qeth_snmp_ureq_hdr))) {
  3309. kfree(ureq);
  3310. return -EFAULT;
  3311. }
  3312. qinfo.udata_len = ureq->hdr.data_len;
  3313. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3314. if (!qinfo.udata) {
  3315. kfree(ureq);
  3316. return -ENOMEM;
  3317. }
  3318. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3319. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3320. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3321. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3322. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3323. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3324. qeth_snmp_command_cb, (void *)&qinfo);
  3325. if (rc)
  3326. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  3327. QETH_CARD_IFNAME(card), rc);
  3328. else {
  3329. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3330. rc = -EFAULT;
  3331. }
  3332. kfree(ureq);
  3333. kfree(qinfo.udata);
  3334. return rc;
  3335. }
  3336. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3337. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3338. {
  3339. switch (card->info.type) {
  3340. case QETH_CARD_TYPE_IQD:
  3341. return 2;
  3342. default:
  3343. return 0;
  3344. }
  3345. }
  3346. static int qeth_qdio_establish(struct qeth_card *card)
  3347. {
  3348. struct qdio_initialize init_data;
  3349. char *qib_param_field;
  3350. struct qdio_buffer **in_sbal_ptrs;
  3351. struct qdio_buffer **out_sbal_ptrs;
  3352. int i, j, k;
  3353. int rc = 0;
  3354. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3355. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3356. GFP_KERNEL);
  3357. if (!qib_param_field)
  3358. return -ENOMEM;
  3359. qeth_create_qib_param_field(card, qib_param_field);
  3360. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3361. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3362. GFP_KERNEL);
  3363. if (!in_sbal_ptrs) {
  3364. kfree(qib_param_field);
  3365. return -ENOMEM;
  3366. }
  3367. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3368. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3369. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3370. out_sbal_ptrs =
  3371. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3372. sizeof(void *), GFP_KERNEL);
  3373. if (!out_sbal_ptrs) {
  3374. kfree(in_sbal_ptrs);
  3375. kfree(qib_param_field);
  3376. return -ENOMEM;
  3377. }
  3378. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3379. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  3380. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  3381. card->qdio.out_qs[i]->bufs[j].buffer);
  3382. }
  3383. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3384. init_data.cdev = CARD_DDEV(card);
  3385. init_data.q_format = qeth_get_qdio_q_format(card);
  3386. init_data.qib_param_field_format = 0;
  3387. init_data.qib_param_field = qib_param_field;
  3388. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3389. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3390. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3391. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3392. init_data.no_input_qs = 1;
  3393. init_data.no_output_qs = card->qdio.no_out_queues;
  3394. init_data.input_handler = card->discipline.input_handler;
  3395. init_data.output_handler = card->discipline.output_handler;
  3396. init_data.int_parm = (unsigned long) card;
  3397. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3398. QDIO_OUTBOUND_0COPY_SBALS |
  3399. QDIO_USE_OUTBOUND_PCIS;
  3400. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3401. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3402. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3403. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  3404. rc = qdio_initialize(&init_data);
  3405. if (rc)
  3406. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3407. }
  3408. kfree(out_sbal_ptrs);
  3409. kfree(in_sbal_ptrs);
  3410. kfree(qib_param_field);
  3411. return rc;
  3412. }
  3413. static void qeth_core_free_card(struct qeth_card *card)
  3414. {
  3415. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  3416. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  3417. qeth_clean_channel(&card->read);
  3418. qeth_clean_channel(&card->write);
  3419. if (card->dev)
  3420. free_netdev(card->dev);
  3421. kfree(card->ip_tbd_list);
  3422. qeth_free_qdio_buffers(card);
  3423. kfree(card);
  3424. }
  3425. static struct ccw_device_id qeth_ids[] = {
  3426. {CCW_DEVICE(0x1731, 0x01), .driver_info = QETH_CARD_TYPE_OSAE},
  3427. {CCW_DEVICE(0x1731, 0x05), .driver_info = QETH_CARD_TYPE_IQD},
  3428. {CCW_DEVICE(0x1731, 0x06), .driver_info = QETH_CARD_TYPE_OSN},
  3429. {},
  3430. };
  3431. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  3432. static struct ccw_driver qeth_ccw_driver = {
  3433. .name = "qeth",
  3434. .ids = qeth_ids,
  3435. .probe = ccwgroup_probe_ccwdev,
  3436. .remove = ccwgroup_remove_ccwdev,
  3437. };
  3438. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  3439. unsigned long driver_id)
  3440. {
  3441. return ccwgroup_create_from_string(root_dev, driver_id,
  3442. &qeth_ccw_driver, 3, buf);
  3443. }
  3444. int qeth_core_hardsetup_card(struct qeth_card *card)
  3445. {
  3446. int retries = 3;
  3447. int mpno;
  3448. int rc;
  3449. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  3450. atomic_set(&card->force_alloc_skb, 0);
  3451. retry:
  3452. if (retries < 3) {
  3453. PRINT_WARN("Retrying to do IDX activates.\n");
  3454. ccw_device_set_offline(CARD_DDEV(card));
  3455. ccw_device_set_offline(CARD_WDEV(card));
  3456. ccw_device_set_offline(CARD_RDEV(card));
  3457. ccw_device_set_online(CARD_RDEV(card));
  3458. ccw_device_set_online(CARD_WDEV(card));
  3459. ccw_device_set_online(CARD_DDEV(card));
  3460. }
  3461. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  3462. if (rc == -ERESTARTSYS) {
  3463. QETH_DBF_TEXT(SETUP, 2, "break1");
  3464. return rc;
  3465. } else if (rc) {
  3466. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  3467. if (--retries < 0)
  3468. goto out;
  3469. else
  3470. goto retry;
  3471. }
  3472. rc = qeth_get_unitaddr(card);
  3473. if (rc) {
  3474. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3475. return rc;
  3476. }
  3477. mpno = QETH_MAX_PORTNO;
  3478. if (card->info.portno > mpno) {
  3479. PRINT_ERR("Device %s does not offer port number %d \n.",
  3480. CARD_BUS_ID(card), card->info.portno);
  3481. rc = -ENODEV;
  3482. goto out;
  3483. }
  3484. qeth_init_tokens(card);
  3485. qeth_init_func_level(card);
  3486. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  3487. if (rc == -ERESTARTSYS) {
  3488. QETH_DBF_TEXT(SETUP, 2, "break2");
  3489. return rc;
  3490. } else if (rc) {
  3491. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3492. if (--retries < 0)
  3493. goto out;
  3494. else
  3495. goto retry;
  3496. }
  3497. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  3498. if (rc == -ERESTARTSYS) {
  3499. QETH_DBF_TEXT(SETUP, 2, "break3");
  3500. return rc;
  3501. } else if (rc) {
  3502. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  3503. if (--retries < 0)
  3504. goto out;
  3505. else
  3506. goto retry;
  3507. }
  3508. rc = qeth_mpc_initialize(card);
  3509. if (rc) {
  3510. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3511. goto out;
  3512. }
  3513. return 0;
  3514. out:
  3515. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  3516. return rc;
  3517. }
  3518. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  3519. static inline int qeth_create_skb_frag(struct qdio_buffer_element *element,
  3520. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  3521. {
  3522. struct page *page = virt_to_page(element->addr);
  3523. if (*pskb == NULL) {
  3524. /* the upper protocol layers assume that there is data in the
  3525. * skb itself. Copy a small amount (64 bytes) to make them
  3526. * happy. */
  3527. *pskb = dev_alloc_skb(64 + ETH_HLEN);
  3528. if (!(*pskb))
  3529. return -ENOMEM;
  3530. skb_reserve(*pskb, ETH_HLEN);
  3531. if (data_len <= 64) {
  3532. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  3533. data_len);
  3534. } else {
  3535. get_page(page);
  3536. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  3537. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  3538. data_len - 64);
  3539. (*pskb)->data_len += data_len - 64;
  3540. (*pskb)->len += data_len - 64;
  3541. (*pskb)->truesize += data_len - 64;
  3542. (*pfrag)++;
  3543. }
  3544. } else {
  3545. get_page(page);
  3546. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  3547. (*pskb)->data_len += data_len;
  3548. (*pskb)->len += data_len;
  3549. (*pskb)->truesize += data_len;
  3550. (*pfrag)++;
  3551. }
  3552. return 0;
  3553. }
  3554. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  3555. struct qdio_buffer *buffer,
  3556. struct qdio_buffer_element **__element, int *__offset,
  3557. struct qeth_hdr **hdr)
  3558. {
  3559. struct qdio_buffer_element *element = *__element;
  3560. int offset = *__offset;
  3561. struct sk_buff *skb = NULL;
  3562. int skb_len;
  3563. void *data_ptr;
  3564. int data_len;
  3565. int headroom = 0;
  3566. int use_rx_sg = 0;
  3567. int frag = 0;
  3568. QETH_DBF_TEXT(TRACE, 6, "nextskb");
  3569. /* qeth_hdr must not cross element boundaries */
  3570. if (element->length < offset + sizeof(struct qeth_hdr)) {
  3571. if (qeth_is_last_sbale(element))
  3572. return NULL;
  3573. element++;
  3574. offset = 0;
  3575. if (element->length < sizeof(struct qeth_hdr))
  3576. return NULL;
  3577. }
  3578. *hdr = element->addr + offset;
  3579. offset += sizeof(struct qeth_hdr);
  3580. if (card->options.layer2) {
  3581. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3582. skb_len = (*hdr)->hdr.osn.pdu_length;
  3583. headroom = sizeof(struct qeth_hdr);
  3584. } else {
  3585. skb_len = (*hdr)->hdr.l2.pkt_length;
  3586. }
  3587. } else {
  3588. skb_len = (*hdr)->hdr.l3.length;
  3589. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  3590. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  3591. headroom = TR_HLEN;
  3592. else
  3593. headroom = ETH_HLEN;
  3594. }
  3595. if (!skb_len)
  3596. return NULL;
  3597. if ((skb_len >= card->options.rx_sg_cb) &&
  3598. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  3599. (!atomic_read(&card->force_alloc_skb))) {
  3600. use_rx_sg = 1;
  3601. } else {
  3602. skb = dev_alloc_skb(skb_len + headroom);
  3603. if (!skb)
  3604. goto no_mem;
  3605. if (headroom)
  3606. skb_reserve(skb, headroom);
  3607. }
  3608. data_ptr = element->addr + offset;
  3609. while (skb_len) {
  3610. data_len = min(skb_len, (int)(element->length - offset));
  3611. if (data_len) {
  3612. if (use_rx_sg) {
  3613. if (qeth_create_skb_frag(element, &skb, offset,
  3614. &frag, data_len))
  3615. goto no_mem;
  3616. } else {
  3617. memcpy(skb_put(skb, data_len), data_ptr,
  3618. data_len);
  3619. }
  3620. }
  3621. skb_len -= data_len;
  3622. if (skb_len) {
  3623. if (qeth_is_last_sbale(element)) {
  3624. QETH_DBF_TEXT(TRACE, 4, "unexeob");
  3625. QETH_DBF_TEXT_(TRACE, 4, "%s",
  3626. CARD_BUS_ID(card));
  3627. QETH_DBF_TEXT(QERR, 2, "unexeob");
  3628. QETH_DBF_TEXT_(QERR, 2, "%s",
  3629. CARD_BUS_ID(card));
  3630. QETH_DBF_HEX(MISC, 4, buffer, sizeof(*buffer));
  3631. dev_kfree_skb_any(skb);
  3632. card->stats.rx_errors++;
  3633. return NULL;
  3634. }
  3635. element++;
  3636. offset = 0;
  3637. data_ptr = element->addr;
  3638. } else {
  3639. offset += data_len;
  3640. }
  3641. }
  3642. *__element = element;
  3643. *__offset = offset;
  3644. if (use_rx_sg && card->options.performance_stats) {
  3645. card->perf_stats.sg_skbs_rx++;
  3646. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  3647. }
  3648. return skb;
  3649. no_mem:
  3650. if (net_ratelimit()) {
  3651. PRINT_WARN("No memory for packet received on %s.\n",
  3652. QETH_CARD_IFNAME(card));
  3653. QETH_DBF_TEXT(TRACE, 2, "noskbmem");
  3654. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  3655. }
  3656. card->stats.rx_dropped++;
  3657. return NULL;
  3658. }
  3659. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  3660. static void qeth_unregister_dbf_views(void)
  3661. {
  3662. int x;
  3663. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3664. debug_unregister(qeth_dbf[x].id);
  3665. qeth_dbf[x].id = NULL;
  3666. }
  3667. }
  3668. void qeth_dbf_longtext(enum qeth_dbf_names dbf_nix, int level, char *text, ...)
  3669. {
  3670. char dbf_txt_buf[32];
  3671. if (level > (qeth_dbf[dbf_nix].id)->level)
  3672. return;
  3673. snprintf(dbf_txt_buf, sizeof(dbf_txt_buf), text);
  3674. debug_text_event(qeth_dbf[dbf_nix].id, level, dbf_txt_buf);
  3675. }
  3676. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  3677. static int qeth_register_dbf_views(void)
  3678. {
  3679. int ret;
  3680. int x;
  3681. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3682. /* register the areas */
  3683. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  3684. qeth_dbf[x].pages,
  3685. qeth_dbf[x].areas,
  3686. qeth_dbf[x].len);
  3687. if (qeth_dbf[x].id == NULL) {
  3688. qeth_unregister_dbf_views();
  3689. return -ENOMEM;
  3690. }
  3691. /* register a view */
  3692. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  3693. if (ret) {
  3694. qeth_unregister_dbf_views();
  3695. return ret;
  3696. }
  3697. /* set a passing level */
  3698. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  3699. }
  3700. return 0;
  3701. }
  3702. int qeth_core_load_discipline(struct qeth_card *card,
  3703. enum qeth_discipline_id discipline)
  3704. {
  3705. int rc = 0;
  3706. switch (discipline) {
  3707. case QETH_DISCIPLINE_LAYER3:
  3708. card->discipline.ccwgdriver = try_then_request_module(
  3709. symbol_get(qeth_l3_ccwgroup_driver),
  3710. "qeth_l3");
  3711. break;
  3712. case QETH_DISCIPLINE_LAYER2:
  3713. card->discipline.ccwgdriver = try_then_request_module(
  3714. symbol_get(qeth_l2_ccwgroup_driver),
  3715. "qeth_l2");
  3716. break;
  3717. }
  3718. if (!card->discipline.ccwgdriver) {
  3719. PRINT_ERR("Support for discipline %d not present\n",
  3720. discipline);
  3721. rc = -EINVAL;
  3722. }
  3723. return rc;
  3724. }
  3725. void qeth_core_free_discipline(struct qeth_card *card)
  3726. {
  3727. if (card->options.layer2)
  3728. symbol_put(qeth_l2_ccwgroup_driver);
  3729. else
  3730. symbol_put(qeth_l3_ccwgroup_driver);
  3731. card->discipline.ccwgdriver = NULL;
  3732. }
  3733. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  3734. {
  3735. struct qeth_card *card;
  3736. struct device *dev;
  3737. int rc;
  3738. unsigned long flags;
  3739. QETH_DBF_TEXT(SETUP, 2, "probedev");
  3740. dev = &gdev->dev;
  3741. if (!get_device(dev))
  3742. return -ENODEV;
  3743. QETH_DBF_TEXT_(SETUP, 2, "%s", gdev->dev.bus_id);
  3744. card = qeth_alloc_card();
  3745. if (!card) {
  3746. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  3747. rc = -ENOMEM;
  3748. goto err_dev;
  3749. }
  3750. card->read.ccwdev = gdev->cdev[0];
  3751. card->write.ccwdev = gdev->cdev[1];
  3752. card->data.ccwdev = gdev->cdev[2];
  3753. dev_set_drvdata(&gdev->dev, card);
  3754. card->gdev = gdev;
  3755. gdev->cdev[0]->handler = qeth_irq;
  3756. gdev->cdev[1]->handler = qeth_irq;
  3757. gdev->cdev[2]->handler = qeth_irq;
  3758. rc = qeth_determine_card_type(card);
  3759. if (rc) {
  3760. PRINT_WARN("%s: not a valid card type\n", __func__);
  3761. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3762. goto err_card;
  3763. }
  3764. rc = qeth_setup_card(card);
  3765. if (rc) {
  3766. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3767. goto err_card;
  3768. }
  3769. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3770. rc = qeth_core_create_osn_attributes(dev);
  3771. if (rc)
  3772. goto err_card;
  3773. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  3774. if (rc) {
  3775. qeth_core_remove_osn_attributes(dev);
  3776. goto err_card;
  3777. }
  3778. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3779. if (rc) {
  3780. qeth_core_free_discipline(card);
  3781. qeth_core_remove_osn_attributes(dev);
  3782. goto err_card;
  3783. }
  3784. } else {
  3785. rc = qeth_core_create_device_attributes(dev);
  3786. if (rc)
  3787. goto err_card;
  3788. }
  3789. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3790. list_add_tail(&card->list, &qeth_core_card_list.list);
  3791. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3792. return 0;
  3793. err_card:
  3794. qeth_core_free_card(card);
  3795. err_dev:
  3796. put_device(dev);
  3797. return rc;
  3798. }
  3799. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  3800. {
  3801. unsigned long flags;
  3802. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3803. if (card->discipline.ccwgdriver) {
  3804. card->discipline.ccwgdriver->remove(gdev);
  3805. qeth_core_free_discipline(card);
  3806. }
  3807. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3808. qeth_core_remove_osn_attributes(&gdev->dev);
  3809. } else {
  3810. qeth_core_remove_device_attributes(&gdev->dev);
  3811. }
  3812. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3813. list_del(&card->list);
  3814. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3815. qeth_core_free_card(card);
  3816. dev_set_drvdata(&gdev->dev, NULL);
  3817. put_device(&gdev->dev);
  3818. return;
  3819. }
  3820. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  3821. {
  3822. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3823. int rc = 0;
  3824. int def_discipline;
  3825. if (!card->discipline.ccwgdriver) {
  3826. if (card->info.type == QETH_CARD_TYPE_IQD)
  3827. def_discipline = QETH_DISCIPLINE_LAYER3;
  3828. else
  3829. def_discipline = QETH_DISCIPLINE_LAYER2;
  3830. rc = qeth_core_load_discipline(card, def_discipline);
  3831. if (rc)
  3832. goto err;
  3833. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3834. if (rc)
  3835. goto err;
  3836. }
  3837. rc = card->discipline.ccwgdriver->set_online(gdev);
  3838. err:
  3839. return rc;
  3840. }
  3841. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  3842. {
  3843. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3844. return card->discipline.ccwgdriver->set_offline(gdev);
  3845. }
  3846. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  3847. {
  3848. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3849. if (card->discipline.ccwgdriver &&
  3850. card->discipline.ccwgdriver->shutdown)
  3851. card->discipline.ccwgdriver->shutdown(gdev);
  3852. }
  3853. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  3854. .owner = THIS_MODULE,
  3855. .name = "qeth",
  3856. .driver_id = 0xD8C5E3C8,
  3857. .probe = qeth_core_probe_device,
  3858. .remove = qeth_core_remove_device,
  3859. .set_online = qeth_core_set_online,
  3860. .set_offline = qeth_core_set_offline,
  3861. .shutdown = qeth_core_shutdown,
  3862. };
  3863. static ssize_t
  3864. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  3865. size_t count)
  3866. {
  3867. int err;
  3868. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  3869. qeth_core_ccwgroup_driver.driver_id);
  3870. if (err)
  3871. return err;
  3872. else
  3873. return count;
  3874. }
  3875. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  3876. static struct {
  3877. const char str[ETH_GSTRING_LEN];
  3878. } qeth_ethtool_stats_keys[] = {
  3879. /* 0 */{"rx skbs"},
  3880. {"rx buffers"},
  3881. {"tx skbs"},
  3882. {"tx buffers"},
  3883. {"tx skbs no packing"},
  3884. {"tx buffers no packing"},
  3885. {"tx skbs packing"},
  3886. {"tx buffers packing"},
  3887. {"tx sg skbs"},
  3888. {"tx sg frags"},
  3889. /* 10 */{"rx sg skbs"},
  3890. {"rx sg frags"},
  3891. {"rx sg page allocs"},
  3892. {"tx large kbytes"},
  3893. {"tx large count"},
  3894. {"tx pk state ch n->p"},
  3895. {"tx pk state ch p->n"},
  3896. {"tx pk watermark low"},
  3897. {"tx pk watermark high"},
  3898. {"queue 0 buffer usage"},
  3899. /* 20 */{"queue 1 buffer usage"},
  3900. {"queue 2 buffer usage"},
  3901. {"queue 3 buffer usage"},
  3902. {"rx handler time"},
  3903. {"rx handler count"},
  3904. {"rx do_QDIO time"},
  3905. {"rx do_QDIO count"},
  3906. {"tx handler time"},
  3907. {"tx handler count"},
  3908. {"tx time"},
  3909. /* 30 */{"tx count"},
  3910. {"tx do_QDIO time"},
  3911. {"tx do_QDIO count"},
  3912. };
  3913. int qeth_core_get_stats_count(struct net_device *dev)
  3914. {
  3915. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  3916. }
  3917. EXPORT_SYMBOL_GPL(qeth_core_get_stats_count);
  3918. void qeth_core_get_ethtool_stats(struct net_device *dev,
  3919. struct ethtool_stats *stats, u64 *data)
  3920. {
  3921. struct qeth_card *card = netdev_priv(dev);
  3922. data[0] = card->stats.rx_packets -
  3923. card->perf_stats.initial_rx_packets;
  3924. data[1] = card->perf_stats.bufs_rec;
  3925. data[2] = card->stats.tx_packets -
  3926. card->perf_stats.initial_tx_packets;
  3927. data[3] = card->perf_stats.bufs_sent;
  3928. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  3929. - card->perf_stats.skbs_sent_pack;
  3930. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  3931. data[6] = card->perf_stats.skbs_sent_pack;
  3932. data[7] = card->perf_stats.bufs_sent_pack;
  3933. data[8] = card->perf_stats.sg_skbs_sent;
  3934. data[9] = card->perf_stats.sg_frags_sent;
  3935. data[10] = card->perf_stats.sg_skbs_rx;
  3936. data[11] = card->perf_stats.sg_frags_rx;
  3937. data[12] = card->perf_stats.sg_alloc_page_rx;
  3938. data[13] = (card->perf_stats.large_send_bytes >> 10);
  3939. data[14] = card->perf_stats.large_send_cnt;
  3940. data[15] = card->perf_stats.sc_dp_p;
  3941. data[16] = card->perf_stats.sc_p_dp;
  3942. data[17] = QETH_LOW_WATERMARK_PACK;
  3943. data[18] = QETH_HIGH_WATERMARK_PACK;
  3944. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  3945. data[20] = (card->qdio.no_out_queues > 1) ?
  3946. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  3947. data[21] = (card->qdio.no_out_queues > 2) ?
  3948. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  3949. data[22] = (card->qdio.no_out_queues > 3) ?
  3950. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  3951. data[23] = card->perf_stats.inbound_time;
  3952. data[24] = card->perf_stats.inbound_cnt;
  3953. data[25] = card->perf_stats.inbound_do_qdio_time;
  3954. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  3955. data[27] = card->perf_stats.outbound_handler_time;
  3956. data[28] = card->perf_stats.outbound_handler_cnt;
  3957. data[29] = card->perf_stats.outbound_time;
  3958. data[30] = card->perf_stats.outbound_cnt;
  3959. data[31] = card->perf_stats.outbound_do_qdio_time;
  3960. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  3961. }
  3962. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  3963. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  3964. {
  3965. switch (stringset) {
  3966. case ETH_SS_STATS:
  3967. memcpy(data, &qeth_ethtool_stats_keys,
  3968. sizeof(qeth_ethtool_stats_keys));
  3969. break;
  3970. default:
  3971. WARN_ON(1);
  3972. break;
  3973. }
  3974. }
  3975. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  3976. void qeth_core_get_drvinfo(struct net_device *dev,
  3977. struct ethtool_drvinfo *info)
  3978. {
  3979. struct qeth_card *card = netdev_priv(dev);
  3980. if (card->options.layer2)
  3981. strcpy(info->driver, "qeth_l2");
  3982. else
  3983. strcpy(info->driver, "qeth_l3");
  3984. strcpy(info->version, "1.0");
  3985. strcpy(info->fw_version, card->info.mcl_level);
  3986. sprintf(info->bus_info, "%s/%s/%s",
  3987. CARD_RDEV_ID(card),
  3988. CARD_WDEV_ID(card),
  3989. CARD_DDEV_ID(card));
  3990. }
  3991. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  3992. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  3993. struct ethtool_cmd *ecmd)
  3994. {
  3995. struct qeth_card *card = netdev_priv(netdev);
  3996. enum qeth_link_types link_type;
  3997. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  3998. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  3999. else
  4000. link_type = card->info.link_type;
  4001. ecmd->transceiver = XCVR_INTERNAL;
  4002. ecmd->supported = SUPPORTED_Autoneg;
  4003. ecmd->advertising = ADVERTISED_Autoneg;
  4004. ecmd->duplex = DUPLEX_FULL;
  4005. ecmd->autoneg = AUTONEG_ENABLE;
  4006. switch (link_type) {
  4007. case QETH_LINK_TYPE_FAST_ETH:
  4008. case QETH_LINK_TYPE_LANE_ETH100:
  4009. ecmd->supported |= SUPPORTED_10baseT_Half |
  4010. SUPPORTED_10baseT_Full |
  4011. SUPPORTED_100baseT_Half |
  4012. SUPPORTED_100baseT_Full |
  4013. SUPPORTED_TP;
  4014. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4015. ADVERTISED_10baseT_Full |
  4016. ADVERTISED_100baseT_Half |
  4017. ADVERTISED_100baseT_Full |
  4018. ADVERTISED_TP;
  4019. ecmd->speed = SPEED_100;
  4020. ecmd->port = PORT_TP;
  4021. break;
  4022. case QETH_LINK_TYPE_GBIT_ETH:
  4023. case QETH_LINK_TYPE_LANE_ETH1000:
  4024. ecmd->supported |= SUPPORTED_10baseT_Half |
  4025. SUPPORTED_10baseT_Full |
  4026. SUPPORTED_100baseT_Half |
  4027. SUPPORTED_100baseT_Full |
  4028. SUPPORTED_1000baseT_Half |
  4029. SUPPORTED_1000baseT_Full |
  4030. SUPPORTED_FIBRE;
  4031. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4032. ADVERTISED_10baseT_Full |
  4033. ADVERTISED_100baseT_Half |
  4034. ADVERTISED_100baseT_Full |
  4035. ADVERTISED_1000baseT_Half |
  4036. ADVERTISED_1000baseT_Full |
  4037. ADVERTISED_FIBRE;
  4038. ecmd->speed = SPEED_1000;
  4039. ecmd->port = PORT_FIBRE;
  4040. break;
  4041. case QETH_LINK_TYPE_10GBIT_ETH:
  4042. ecmd->supported |= SUPPORTED_10baseT_Half |
  4043. SUPPORTED_10baseT_Full |
  4044. SUPPORTED_100baseT_Half |
  4045. SUPPORTED_100baseT_Full |
  4046. SUPPORTED_1000baseT_Half |
  4047. SUPPORTED_1000baseT_Full |
  4048. SUPPORTED_10000baseT_Full |
  4049. SUPPORTED_FIBRE;
  4050. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4051. ADVERTISED_10baseT_Full |
  4052. ADVERTISED_100baseT_Half |
  4053. ADVERTISED_100baseT_Full |
  4054. ADVERTISED_1000baseT_Half |
  4055. ADVERTISED_1000baseT_Full |
  4056. ADVERTISED_10000baseT_Full |
  4057. ADVERTISED_FIBRE;
  4058. ecmd->speed = SPEED_10000;
  4059. ecmd->port = PORT_FIBRE;
  4060. break;
  4061. default:
  4062. ecmd->supported |= SUPPORTED_10baseT_Half |
  4063. SUPPORTED_10baseT_Full |
  4064. SUPPORTED_TP;
  4065. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4066. ADVERTISED_10baseT_Full |
  4067. ADVERTISED_TP;
  4068. ecmd->speed = SPEED_10;
  4069. ecmd->port = PORT_TP;
  4070. }
  4071. return 0;
  4072. }
  4073. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4074. static int __init qeth_core_init(void)
  4075. {
  4076. int rc;
  4077. PRINT_INFO("loading core functions\n");
  4078. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4079. rwlock_init(&qeth_core_card_list.rwlock);
  4080. rc = qeth_register_dbf_views();
  4081. if (rc)
  4082. goto out_err;
  4083. rc = ccw_driver_register(&qeth_ccw_driver);
  4084. if (rc)
  4085. goto ccw_err;
  4086. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4087. if (rc)
  4088. goto ccwgroup_err;
  4089. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4090. &driver_attr_group);
  4091. if (rc)
  4092. goto driver_err;
  4093. qeth_core_root_dev = s390_root_dev_register("qeth");
  4094. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4095. if (rc)
  4096. goto register_err;
  4097. return 0;
  4098. register_err:
  4099. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4100. &driver_attr_group);
  4101. driver_err:
  4102. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4103. ccwgroup_err:
  4104. ccw_driver_unregister(&qeth_ccw_driver);
  4105. ccw_err:
  4106. qeth_unregister_dbf_views();
  4107. out_err:
  4108. PRINT_ERR("Initialization failed with code %d\n", rc);
  4109. return rc;
  4110. }
  4111. static void __exit qeth_core_exit(void)
  4112. {
  4113. s390_root_dev_unregister(qeth_core_root_dev);
  4114. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4115. &driver_attr_group);
  4116. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4117. ccw_driver_unregister(&qeth_ccw_driver);
  4118. qeth_unregister_dbf_views();
  4119. PRINT_INFO("core functions removed\n");
  4120. }
  4121. module_init(qeth_core_init);
  4122. module_exit(qeth_core_exit);
  4123. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4124. MODULE_DESCRIPTION("qeth core functions");
  4125. MODULE_LICENSE("GPL");