iwl3945-base.c 118 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/ieee80211_radiotap.h>
  42. #include <net/lib80211.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-helpers.h"
  52. #include "iwl-core.h"
  53. #include "iwl-dev.h"
  54. /*
  55. * module name, copyright, version, etc.
  56. */
  57. #define DRV_DESCRIPTION \
  58. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  59. #ifdef CONFIG_IWLWIFI_DEBUG
  60. #define VD "d"
  61. #else
  62. #define VD
  63. #endif
  64. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  65. #define VS "s"
  66. #else
  67. #define VS
  68. #endif
  69. #define IWL39_VERSION "1.2.26k" VD VS
  70. #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
  71. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  72. #define DRV_VERSION IWL39_VERSION
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .num_of_queues = IWL39_NUM_QUEUES, /* Not used */
  80. .sw_crypto = 1,
  81. .restart_fw = 1,
  82. /* the rest are 0 by default */
  83. };
  84. /**
  85. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  86. * @priv: eeprom and antenna fields are used to determine antenna flags
  87. *
  88. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  89. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  90. *
  91. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  92. * IWL_ANTENNA_MAIN - Force MAIN antenna
  93. * IWL_ANTENNA_AUX - Force AUX antenna
  94. */
  95. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  96. {
  97. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  98. switch (iwl3945_mod_params.antenna) {
  99. case IWL_ANTENNA_DIVERSITY:
  100. return 0;
  101. case IWL_ANTENNA_MAIN:
  102. if (eeprom->antenna_switch_type)
  103. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  104. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  105. case IWL_ANTENNA_AUX:
  106. if (eeprom->antenna_switch_type)
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  108. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  109. }
  110. /* bad antenna selector value */
  111. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  112. iwl3945_mod_params.antenna);
  113. return 0; /* "diversity" is default if error */
  114. }
  115. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  116. struct ieee80211_key_conf *keyconf,
  117. u8 sta_id)
  118. {
  119. unsigned long flags;
  120. __le16 key_flags = 0;
  121. int ret;
  122. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  123. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  124. if (sta_id == priv->hw_params.bcast_sta_id)
  125. key_flags |= STA_KEY_MULTICAST_MSK;
  126. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  127. keyconf->hw_key_idx = keyconf->keyidx;
  128. key_flags &= ~STA_KEY_FLG_INVALID;
  129. spin_lock_irqsave(&priv->sta_lock, flags);
  130. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  131. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  132. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  133. keyconf->keylen);
  134. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  135. keyconf->keylen);
  136. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  137. == STA_KEY_FLG_NO_ENC)
  138. priv->stations[sta_id].sta.key.key_offset =
  139. iwl_get_free_ucode_key_index(priv);
  140. /* else, we are overriding an existing key => no need to allocated room
  141. * in uCode. */
  142. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  143. "no space for a new key");
  144. priv->stations[sta_id].sta.key.key_flags = key_flags;
  145. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  146. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  147. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  148. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  149. spin_unlock_irqrestore(&priv->sta_lock, flags);
  150. return ret;
  151. }
  152. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  153. struct ieee80211_key_conf *keyconf,
  154. u8 sta_id)
  155. {
  156. return -EOPNOTSUPP;
  157. }
  158. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  159. struct ieee80211_key_conf *keyconf,
  160. u8 sta_id)
  161. {
  162. return -EOPNOTSUPP;
  163. }
  164. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  165. {
  166. unsigned long flags;
  167. spin_lock_irqsave(&priv->sta_lock, flags);
  168. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  169. memset(&priv->stations[sta_id].sta.key, 0,
  170. sizeof(struct iwl4965_keyinfo));
  171. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  172. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  173. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  174. spin_unlock_irqrestore(&priv->sta_lock, flags);
  175. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  176. iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
  177. return 0;
  178. }
  179. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  180. struct ieee80211_key_conf *keyconf, u8 sta_id)
  181. {
  182. int ret = 0;
  183. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  184. switch (keyconf->alg) {
  185. case ALG_CCMP:
  186. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  187. break;
  188. case ALG_TKIP:
  189. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  190. break;
  191. case ALG_WEP:
  192. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  193. break;
  194. default:
  195. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  196. ret = -EINVAL;
  197. }
  198. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  199. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  200. sta_id, ret);
  201. return ret;
  202. }
  203. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  204. {
  205. int ret = -EOPNOTSUPP;
  206. return ret;
  207. }
  208. static int iwl3945_set_static_key(struct iwl_priv *priv,
  209. struct ieee80211_key_conf *key)
  210. {
  211. if (key->alg == ALG_WEP)
  212. return -EOPNOTSUPP;
  213. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  214. return -EINVAL;
  215. }
  216. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  217. {
  218. struct list_head *element;
  219. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  220. priv->frames_count);
  221. while (!list_empty(&priv->free_frames)) {
  222. element = priv->free_frames.next;
  223. list_del(element);
  224. kfree(list_entry(element, struct iwl3945_frame, list));
  225. priv->frames_count--;
  226. }
  227. if (priv->frames_count) {
  228. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  229. priv->frames_count);
  230. priv->frames_count = 0;
  231. }
  232. }
  233. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  234. {
  235. struct iwl3945_frame *frame;
  236. struct list_head *element;
  237. if (list_empty(&priv->free_frames)) {
  238. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  239. if (!frame) {
  240. IWL_ERR(priv, "Could not allocate frame!\n");
  241. return NULL;
  242. }
  243. priv->frames_count++;
  244. return frame;
  245. }
  246. element = priv->free_frames.next;
  247. list_del(element);
  248. return list_entry(element, struct iwl3945_frame, list);
  249. }
  250. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  251. {
  252. memset(frame, 0, sizeof(*frame));
  253. list_add(&frame->list, &priv->free_frames);
  254. }
  255. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  256. struct ieee80211_hdr *hdr,
  257. int left)
  258. {
  259. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  260. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  261. (priv->iw_mode != NL80211_IFTYPE_AP)))
  262. return 0;
  263. if (priv->ibss_beacon->len > left)
  264. return 0;
  265. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  266. return priv->ibss_beacon->len;
  267. }
  268. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  269. {
  270. struct iwl3945_frame *frame;
  271. unsigned int frame_size;
  272. int rc;
  273. u8 rate;
  274. frame = iwl3945_get_free_frame(priv);
  275. if (!frame) {
  276. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  277. "command.\n");
  278. return -ENOMEM;
  279. }
  280. rate = iwl_rate_get_lowest_plcp(priv);
  281. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  282. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  283. &frame->u.cmd[0]);
  284. iwl3945_free_frame(priv, frame);
  285. return rc;
  286. }
  287. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  288. {
  289. if (priv->shared_virt)
  290. pci_free_consistent(priv->pci_dev,
  291. sizeof(struct iwl3945_shared),
  292. priv->shared_virt,
  293. priv->shared_phys);
  294. }
  295. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  296. struct ieee80211_tx_info *info,
  297. struct iwl_device_cmd *cmd,
  298. struct sk_buff *skb_frag,
  299. int sta_id)
  300. {
  301. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  302. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  303. switch (keyinfo->alg) {
  304. case ALG_CCMP:
  305. tx->sec_ctl = TX_CMD_SEC_CCM;
  306. memcpy(tx->key, keyinfo->key, keyinfo->keylen);
  307. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  308. break;
  309. case ALG_TKIP:
  310. break;
  311. case ALG_WEP:
  312. tx->sec_ctl = TX_CMD_SEC_WEP |
  313. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  314. if (keyinfo->keylen == 13)
  315. tx->sec_ctl |= TX_CMD_SEC_KEY128;
  316. memcpy(&tx->key[3], keyinfo->key, keyinfo->keylen);
  317. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  318. "with key %d\n", info->control.hw_key->hw_key_idx);
  319. break;
  320. default:
  321. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  322. break;
  323. }
  324. }
  325. /*
  326. * handle build REPLY_TX command notification.
  327. */
  328. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  329. struct iwl_device_cmd *cmd,
  330. struct ieee80211_tx_info *info,
  331. struct ieee80211_hdr *hdr, u8 std_id)
  332. {
  333. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  334. __le32 tx_flags = tx->tx_flags;
  335. __le16 fc = hdr->frame_control;
  336. u8 rc_flags = info->control.rates[0].flags;
  337. tx->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  338. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  339. tx_flags |= TX_CMD_FLG_ACK_MSK;
  340. if (ieee80211_is_mgmt(fc))
  341. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  342. if (ieee80211_is_probe_resp(fc) &&
  343. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  344. tx_flags |= TX_CMD_FLG_TSF_MSK;
  345. } else {
  346. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  347. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  348. }
  349. tx->sta_id = std_id;
  350. if (ieee80211_has_morefrags(fc))
  351. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  352. if (ieee80211_is_data_qos(fc)) {
  353. u8 *qc = ieee80211_get_qos_ctl(hdr);
  354. tx->tid_tspec = qc[0] & 0xf;
  355. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  356. } else {
  357. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  358. }
  359. if (rc_flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  360. tx_flags |= TX_CMD_FLG_RTS_MSK;
  361. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  362. } else if (rc_flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  363. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  364. tx_flags |= TX_CMD_FLG_CTS_MSK;
  365. }
  366. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  367. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  368. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  369. if (ieee80211_is_mgmt(fc)) {
  370. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  371. tx->timeout.pm_frame_timeout = cpu_to_le16(3);
  372. else
  373. tx->timeout.pm_frame_timeout = cpu_to_le16(2);
  374. } else {
  375. tx->timeout.pm_frame_timeout = 0;
  376. #ifdef CONFIG_IWLWIFI_LEDS
  377. priv->rxtxpackets += le16_to_cpu(cmd->cmd.tx.len);
  378. #endif
  379. }
  380. tx->driver_txop = 0;
  381. tx->tx_flags = tx_flags;
  382. tx->next_frame_len = 0;
  383. }
  384. /*
  385. * start REPLY_TX command process
  386. */
  387. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  388. {
  389. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  390. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  391. struct iwl3945_tx_cmd *tx;
  392. struct iwl_tx_queue *txq = NULL;
  393. struct iwl_queue *q = NULL;
  394. struct iwl_device_cmd *out_cmd;
  395. struct iwl_cmd_meta *out_meta;
  396. dma_addr_t phys_addr;
  397. dma_addr_t txcmd_phys;
  398. int txq_id = skb_get_queue_mapping(skb);
  399. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  400. u8 id;
  401. u8 unicast;
  402. u8 sta_id;
  403. u8 tid = 0;
  404. u16 seq_number = 0;
  405. __le16 fc;
  406. u8 wait_write_ptr = 0;
  407. u8 *qc = NULL;
  408. unsigned long flags;
  409. int rc;
  410. spin_lock_irqsave(&priv->lock, flags);
  411. if (iwl_is_rfkill(priv)) {
  412. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  413. goto drop_unlock;
  414. }
  415. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  416. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  417. goto drop_unlock;
  418. }
  419. unicast = !is_multicast_ether_addr(hdr->addr1);
  420. id = 0;
  421. fc = hdr->frame_control;
  422. #ifdef CONFIG_IWLWIFI_DEBUG
  423. if (ieee80211_is_auth(fc))
  424. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  425. else if (ieee80211_is_assoc_req(fc))
  426. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  427. else if (ieee80211_is_reassoc_req(fc))
  428. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  429. #endif
  430. /* drop all non-injected data frame if we are not associated */
  431. if (ieee80211_is_data(fc) &&
  432. !(info->flags & IEEE80211_TX_CTL_INJECTED) &&
  433. (!iwl_is_associated(priv) ||
  434. ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
  435. IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
  436. goto drop_unlock;
  437. }
  438. spin_unlock_irqrestore(&priv->lock, flags);
  439. hdr_len = ieee80211_hdrlen(fc);
  440. /* Find (or create) index into station table for destination station */
  441. if (info->flags & IEEE80211_TX_CTL_INJECTED)
  442. sta_id = priv->hw_params.bcast_sta_id;
  443. else
  444. sta_id = iwl_get_sta_id(priv, hdr);
  445. if (sta_id == IWL_INVALID_STATION) {
  446. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  447. hdr->addr1);
  448. goto drop;
  449. }
  450. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  451. if (ieee80211_is_data_qos(fc)) {
  452. qc = ieee80211_get_qos_ctl(hdr);
  453. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  454. if (unlikely(tid >= MAX_TID_COUNT))
  455. goto drop;
  456. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  457. IEEE80211_SCTL_SEQ;
  458. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  459. (hdr->seq_ctrl &
  460. cpu_to_le16(IEEE80211_SCTL_FRAG));
  461. seq_number += 0x10;
  462. }
  463. /* Descriptor for chosen Tx queue */
  464. txq = &priv->txq[txq_id];
  465. q = &txq->q;
  466. spin_lock_irqsave(&priv->lock, flags);
  467. idx = get_cmd_index(q, q->write_ptr, 0);
  468. /* Set up driver data for this TFD */
  469. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  470. txq->txb[q->write_ptr].skb[0] = skb;
  471. /* Init first empty entry in queue's array of Tx/cmd buffers */
  472. out_cmd = txq->cmd[idx];
  473. out_meta = &txq->meta[idx];
  474. tx = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  475. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  476. memset(tx, 0, sizeof(*tx));
  477. /*
  478. * Set up the Tx-command (not MAC!) header.
  479. * Store the chosen Tx queue and TFD index within the sequence field;
  480. * after Tx, uCode's Tx response will return this value so driver can
  481. * locate the frame within the tx queue and do post-tx processing.
  482. */
  483. out_cmd->hdr.cmd = REPLY_TX;
  484. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  485. INDEX_TO_SEQ(q->write_ptr)));
  486. /* Copy MAC header from skb into command buffer */
  487. memcpy(tx->hdr, hdr, hdr_len);
  488. if (info->control.hw_key)
  489. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  490. /* TODO need this for burst mode later on */
  491. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  492. /* set is_hcca to 0; it probably will never be implemented */
  493. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  494. /* Total # bytes to be transmitted */
  495. len = (u16)skb->len;
  496. tx->len = cpu_to_le16(len);
  497. iwl_dbg_log_tx_data_frame(priv, len, hdr);
  498. iwl_update_stats(priv, true, fc, len);
  499. tx->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  500. tx->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  501. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  502. txq->need_update = 1;
  503. if (qc)
  504. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  505. } else {
  506. wait_write_ptr = 1;
  507. txq->need_update = 0;
  508. }
  509. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  510. le16_to_cpu(out_cmd->hdr.sequence));
  511. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx->tx_flags));
  512. iwl_print_hex_dump(priv, IWL_DL_TX, tx, sizeof(*tx));
  513. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx->hdr,
  514. ieee80211_hdrlen(fc));
  515. /*
  516. * Use the first empty entry in this queue's command buffer array
  517. * to contain the Tx command and MAC header concatenated together
  518. * (payload data will be in another buffer).
  519. * Size of this varies, due to varying MAC header length.
  520. * If end is not dword aligned, we'll have 2 extra bytes at the end
  521. * of the MAC header (device reads on dword boundaries).
  522. * We'll tell device about this padding later.
  523. */
  524. len = sizeof(struct iwl3945_tx_cmd) +
  525. sizeof(struct iwl_cmd_header) + hdr_len;
  526. len_org = len;
  527. len = (len + 3) & ~3;
  528. if (len_org != len)
  529. len_org = 1;
  530. else
  531. len_org = 0;
  532. /* Physical address of this Tx command's header (not MAC header!),
  533. * within command buffer array. */
  534. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  535. len, PCI_DMA_TODEVICE);
  536. /* we do not map meta data ... so we can safely access address to
  537. * provide to unmap command*/
  538. pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
  539. pci_unmap_len_set(out_meta, len, len);
  540. /* Add buffer containing Tx command and MAC(!) header to TFD's
  541. * first entry */
  542. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  543. txcmd_phys, len, 1, 0);
  544. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  545. * if any (802.11 null frames have no payload). */
  546. len = skb->len - hdr_len;
  547. if (len) {
  548. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  549. len, PCI_DMA_TODEVICE);
  550. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  551. phys_addr, len,
  552. 0, U32_PAD(len));
  553. }
  554. /* Tell device the write index *just past* this latest filled TFD */
  555. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  556. rc = iwl_txq_update_write_ptr(priv, txq);
  557. spin_unlock_irqrestore(&priv->lock, flags);
  558. if (rc)
  559. return rc;
  560. if ((iwl_queue_space(q) < q->high_mark)
  561. && priv->mac80211_registered) {
  562. if (wait_write_ptr) {
  563. spin_lock_irqsave(&priv->lock, flags);
  564. txq->need_update = 1;
  565. iwl_txq_update_write_ptr(priv, txq);
  566. spin_unlock_irqrestore(&priv->lock, flags);
  567. }
  568. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  569. }
  570. return 0;
  571. drop_unlock:
  572. spin_unlock_irqrestore(&priv->lock, flags);
  573. drop:
  574. return -1;
  575. }
  576. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  577. #include "iwl-spectrum.h"
  578. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  579. #define BEACON_TIME_MASK_HIGH 0xFF000000
  580. #define TIME_UNIT 1024
  581. /*
  582. * extended beacon time format
  583. * time in usec will be changed into a 32-bit value in 8:24 format
  584. * the high 1 byte is the beacon counts
  585. * the lower 3 bytes is the time in usec within one beacon interval
  586. */
  587. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  588. {
  589. u32 quot;
  590. u32 rem;
  591. u32 interval = beacon_interval * 1024;
  592. if (!interval || !usec)
  593. return 0;
  594. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  595. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  596. return (quot << 24) + rem;
  597. }
  598. /* base is usually what we get from ucode with each received frame,
  599. * the same as HW timer counter counting down
  600. */
  601. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  602. {
  603. u32 base_low = base & BEACON_TIME_MASK_LOW;
  604. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  605. u32 interval = beacon_interval * TIME_UNIT;
  606. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  607. (addon & BEACON_TIME_MASK_HIGH);
  608. if (base_low > addon_low)
  609. res += base_low - addon_low;
  610. else if (base_low < addon_low) {
  611. res += interval + base_low - addon_low;
  612. res += (1 << 24);
  613. } else
  614. res += (1 << 24);
  615. return cpu_to_le32(res);
  616. }
  617. static int iwl3945_get_measurement(struct iwl_priv *priv,
  618. struct ieee80211_measurement_params *params,
  619. u8 type)
  620. {
  621. struct iwl_spectrum_cmd spectrum;
  622. struct iwl_rx_packet *res;
  623. struct iwl_host_cmd cmd = {
  624. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  625. .data = (void *)&spectrum,
  626. .flags = CMD_WANT_SKB,
  627. };
  628. u32 add_time = le64_to_cpu(params->start_time);
  629. int rc;
  630. int spectrum_resp_status;
  631. int duration = le16_to_cpu(params->duration);
  632. if (iwl_is_associated(priv))
  633. add_time =
  634. iwl3945_usecs_to_beacons(
  635. le64_to_cpu(params->start_time) - priv->last_tsf,
  636. le16_to_cpu(priv->rxon_timing.beacon_interval));
  637. memset(&spectrum, 0, sizeof(spectrum));
  638. spectrum.channel_count = cpu_to_le16(1);
  639. spectrum.flags =
  640. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  641. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  642. cmd.len = sizeof(spectrum);
  643. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  644. if (iwl_is_associated(priv))
  645. spectrum.start_time =
  646. iwl3945_add_beacon_time(priv->last_beacon_time,
  647. add_time,
  648. le16_to_cpu(priv->rxon_timing.beacon_interval));
  649. else
  650. spectrum.start_time = 0;
  651. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  652. spectrum.channels[0].channel = params->channel;
  653. spectrum.channels[0].type = type;
  654. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  655. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  656. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  657. rc = iwl_send_cmd_sync(priv, &cmd);
  658. if (rc)
  659. return rc;
  660. res = (struct iwl_rx_packet *)cmd.reply_skb->data;
  661. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  662. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  663. rc = -EIO;
  664. }
  665. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  666. switch (spectrum_resp_status) {
  667. case 0: /* Command will be handled */
  668. if (res->u.spectrum.id != 0xff) {
  669. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  670. res->u.spectrum.id);
  671. priv->measurement_status &= ~MEASUREMENT_READY;
  672. }
  673. priv->measurement_status |= MEASUREMENT_ACTIVE;
  674. rc = 0;
  675. break;
  676. case 1: /* Command will not be handled */
  677. rc = -EAGAIN;
  678. break;
  679. }
  680. dev_kfree_skb_any(cmd.reply_skb);
  681. return rc;
  682. }
  683. #endif
  684. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  685. struct iwl_rx_mem_buffer *rxb)
  686. {
  687. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  688. struct iwl_alive_resp *palive;
  689. struct delayed_work *pwork;
  690. palive = &pkt->u.alive_frame;
  691. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  692. "0x%01X 0x%01X\n",
  693. palive->is_valid, palive->ver_type,
  694. palive->ver_subtype);
  695. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  696. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  697. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  698. sizeof(struct iwl_alive_resp));
  699. pwork = &priv->init_alive_start;
  700. } else {
  701. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  702. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  703. sizeof(struct iwl_alive_resp));
  704. pwork = &priv->alive_start;
  705. iwl3945_disable_events(priv);
  706. }
  707. /* We delay the ALIVE response by 5ms to
  708. * give the HW RF Kill time to activate... */
  709. if (palive->is_valid == UCODE_VALID_OK)
  710. queue_delayed_work(priv->workqueue, pwork,
  711. msecs_to_jiffies(5));
  712. else
  713. IWL_WARN(priv, "uCode did not respond OK.\n");
  714. }
  715. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  716. struct iwl_rx_mem_buffer *rxb)
  717. {
  718. #ifdef CONFIG_IWLWIFI_DEBUG
  719. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  720. #endif
  721. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  722. return;
  723. }
  724. static void iwl3945_bg_beacon_update(struct work_struct *work)
  725. {
  726. struct iwl_priv *priv =
  727. container_of(work, struct iwl_priv, beacon_update);
  728. struct sk_buff *beacon;
  729. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  730. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  731. if (!beacon) {
  732. IWL_ERR(priv, "update beacon failed\n");
  733. return;
  734. }
  735. mutex_lock(&priv->mutex);
  736. /* new beacon skb is allocated every time; dispose previous.*/
  737. if (priv->ibss_beacon)
  738. dev_kfree_skb(priv->ibss_beacon);
  739. priv->ibss_beacon = beacon;
  740. mutex_unlock(&priv->mutex);
  741. iwl3945_send_beacon_cmd(priv);
  742. }
  743. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  744. struct iwl_rx_mem_buffer *rxb)
  745. {
  746. #ifdef CONFIG_IWLWIFI_DEBUG
  747. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  748. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  749. u8 rate = beacon->beacon_notify_hdr.rate;
  750. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  751. "tsf %d %d rate %d\n",
  752. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  753. beacon->beacon_notify_hdr.failure_frame,
  754. le32_to_cpu(beacon->ibss_mgr_status),
  755. le32_to_cpu(beacon->high_tsf),
  756. le32_to_cpu(beacon->low_tsf), rate);
  757. #endif
  758. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  759. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  760. queue_work(priv->workqueue, &priv->beacon_update);
  761. }
  762. /* Handle notification from uCode that card's power state is changing
  763. * due to software, hardware, or critical temperature RFKILL */
  764. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  765. struct iwl_rx_mem_buffer *rxb)
  766. {
  767. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  768. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  769. unsigned long status = priv->status;
  770. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  771. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  772. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  773. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  774. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  775. if (flags & HW_CARD_DISABLED)
  776. set_bit(STATUS_RF_KILL_HW, &priv->status);
  777. else
  778. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  779. iwl_scan_cancel(priv);
  780. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  781. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  782. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  783. test_bit(STATUS_RF_KILL_HW, &priv->status));
  784. else
  785. wake_up_interruptible(&priv->wait_command_queue);
  786. }
  787. /**
  788. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  789. *
  790. * Setup the RX handlers for each of the reply types sent from the uCode
  791. * to the host.
  792. *
  793. * This function chains into the hardware specific files for them to setup
  794. * any hardware specific handlers as well.
  795. */
  796. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  797. {
  798. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  799. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  800. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  801. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  802. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  803. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  804. iwl_rx_pm_debug_statistics_notif;
  805. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  806. /*
  807. * The same handler is used for both the REPLY to a discrete
  808. * statistics request from the host as well as for the periodic
  809. * statistics notifications (after received beacons) from the uCode.
  810. */
  811. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  812. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  813. iwl_setup_spectrum_handlers(priv);
  814. iwl_setup_rx_scan_handlers(priv);
  815. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  816. /* Set up hardware specific Rx handlers */
  817. iwl3945_hw_rx_handler_setup(priv);
  818. }
  819. /************************** RX-FUNCTIONS ****************************/
  820. /*
  821. * Rx theory of operation
  822. *
  823. * The host allocates 32 DMA target addresses and passes the host address
  824. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  825. * 0 to 31
  826. *
  827. * Rx Queue Indexes
  828. * The host/firmware share two index registers for managing the Rx buffers.
  829. *
  830. * The READ index maps to the first position that the firmware may be writing
  831. * to -- the driver can read up to (but not including) this position and get
  832. * good data.
  833. * The READ index is managed by the firmware once the card is enabled.
  834. *
  835. * The WRITE index maps to the last position the driver has read from -- the
  836. * position preceding WRITE is the last slot the firmware can place a packet.
  837. *
  838. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  839. * WRITE = READ.
  840. *
  841. * During initialization, the host sets up the READ queue position to the first
  842. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  843. *
  844. * When the firmware places a packet in a buffer, it will advance the READ index
  845. * and fire the RX interrupt. The driver can then query the READ index and
  846. * process as many packets as possible, moving the WRITE index forward as it
  847. * resets the Rx queue buffers with new memory.
  848. *
  849. * The management in the driver is as follows:
  850. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  851. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  852. * to replenish the iwl->rxq->rx_free.
  853. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  854. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  855. * 'processed' and 'read' driver indexes as well)
  856. * + A received packet is processed and handed to the kernel network stack,
  857. * detached from the iwl->rxq. The driver 'processed' index is updated.
  858. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  859. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  860. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  861. * were enough free buffers and RX_STALLED is set it is cleared.
  862. *
  863. *
  864. * Driver sequence:
  865. *
  866. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  867. * iwl3945_rx_queue_restock
  868. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  869. * queue, updates firmware pointers, and updates
  870. * the WRITE index. If insufficient rx_free buffers
  871. * are available, schedules iwl3945_rx_replenish
  872. *
  873. * -- enable interrupts --
  874. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  875. * READ INDEX, detaching the SKB from the pool.
  876. * Moves the packet buffer from queue to rx_used.
  877. * Calls iwl3945_rx_queue_restock to refill any empty
  878. * slots.
  879. * ...
  880. *
  881. */
  882. /**
  883. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  884. */
  885. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  886. dma_addr_t dma_addr)
  887. {
  888. return cpu_to_le32((u32)dma_addr);
  889. }
  890. /**
  891. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  892. *
  893. * If there are slots in the RX queue that need to be restocked,
  894. * and we have free pre-allocated buffers, fill the ranks as much
  895. * as we can, pulling from rx_free.
  896. *
  897. * This moves the 'write' index forward to catch up with 'processed', and
  898. * also updates the memory address in the firmware to reference the new
  899. * target buffer.
  900. */
  901. static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
  902. {
  903. struct iwl_rx_queue *rxq = &priv->rxq;
  904. struct list_head *element;
  905. struct iwl_rx_mem_buffer *rxb;
  906. unsigned long flags;
  907. int write, rc;
  908. spin_lock_irqsave(&rxq->lock, flags);
  909. write = rxq->write & ~0x7;
  910. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  911. /* Get next free Rx buffer, remove from free list */
  912. element = rxq->rx_free.next;
  913. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  914. list_del(element);
  915. /* Point to Rx buffer via next RBD in circular buffer */
  916. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->real_dma_addr);
  917. rxq->queue[rxq->write] = rxb;
  918. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  919. rxq->free_count--;
  920. }
  921. spin_unlock_irqrestore(&rxq->lock, flags);
  922. /* If the pre-allocated buffer pool is dropping low, schedule to
  923. * refill it */
  924. if (rxq->free_count <= RX_LOW_WATERMARK)
  925. queue_work(priv->workqueue, &priv->rx_replenish);
  926. /* If we've added more space for the firmware to place data, tell it.
  927. * Increment device's write pointer in multiples of 8. */
  928. if ((rxq->write_actual != (rxq->write & ~0x7))
  929. || (abs(rxq->write - rxq->read) > 7)) {
  930. spin_lock_irqsave(&rxq->lock, flags);
  931. rxq->need_update = 1;
  932. spin_unlock_irqrestore(&rxq->lock, flags);
  933. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  934. if (rc)
  935. return rc;
  936. }
  937. return 0;
  938. }
  939. /**
  940. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  941. *
  942. * When moving to rx_free an SKB is allocated for the slot.
  943. *
  944. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  945. * This is called as a scheduled work item (except for during initialization)
  946. */
  947. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  948. {
  949. struct iwl_rx_queue *rxq = &priv->rxq;
  950. struct list_head *element;
  951. struct iwl_rx_mem_buffer *rxb;
  952. unsigned long flags;
  953. while (1) {
  954. spin_lock_irqsave(&rxq->lock, flags);
  955. if (list_empty(&rxq->rx_used)) {
  956. spin_unlock_irqrestore(&rxq->lock, flags);
  957. return;
  958. }
  959. element = rxq->rx_used.next;
  960. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  961. list_del(element);
  962. spin_unlock_irqrestore(&rxq->lock, flags);
  963. /* Alloc a new receive buffer */
  964. rxb->skb =
  965. alloc_skb(priv->hw_params.rx_buf_size,
  966. priority);
  967. if (!rxb->skb) {
  968. if (net_ratelimit())
  969. IWL_CRIT(priv, ": Can not allocate SKB buffers\n");
  970. /* We don't reschedule replenish work here -- we will
  971. * call the restock method and if it still needs
  972. * more buffers it will schedule replenish */
  973. break;
  974. }
  975. /* If radiotap head is required, reserve some headroom here.
  976. * The physical head count is a variable rx_stats->phy_count.
  977. * We reserve 4 bytes here. Plus these extra bytes, the
  978. * headroom of the physical head should be enough for the
  979. * radiotap head that iwl3945 supported. See iwl3945_rt.
  980. */
  981. skb_reserve(rxb->skb, 4);
  982. /* Get physical address of RB/SKB */
  983. rxb->real_dma_addr = pci_map_single(priv->pci_dev,
  984. rxb->skb->data,
  985. priv->hw_params.rx_buf_size,
  986. PCI_DMA_FROMDEVICE);
  987. spin_lock_irqsave(&rxq->lock, flags);
  988. list_add_tail(&rxb->list, &rxq->rx_free);
  989. priv->alloc_rxb_skb++;
  990. rxq->free_count++;
  991. spin_unlock_irqrestore(&rxq->lock, flags);
  992. }
  993. }
  994. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  995. {
  996. unsigned long flags;
  997. int i;
  998. spin_lock_irqsave(&rxq->lock, flags);
  999. INIT_LIST_HEAD(&rxq->rx_free);
  1000. INIT_LIST_HEAD(&rxq->rx_used);
  1001. /* Fill the rx_used queue with _all_ of the Rx buffers */
  1002. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  1003. /* In the reset function, these buffers may have been allocated
  1004. * to an SKB, so we need to unmap and free potential storage */
  1005. if (rxq->pool[i].skb != NULL) {
  1006. pci_unmap_single(priv->pci_dev,
  1007. rxq->pool[i].real_dma_addr,
  1008. priv->hw_params.rx_buf_size,
  1009. PCI_DMA_FROMDEVICE);
  1010. priv->alloc_rxb_skb--;
  1011. dev_kfree_skb(rxq->pool[i].skb);
  1012. rxq->pool[i].skb = NULL;
  1013. }
  1014. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  1015. }
  1016. /* Set us so that we have processed and used all buffers, but have
  1017. * not restocked the Rx queue with fresh buffers */
  1018. rxq->read = rxq->write = 0;
  1019. rxq->free_count = 0;
  1020. rxq->write_actual = 0;
  1021. spin_unlock_irqrestore(&rxq->lock, flags);
  1022. }
  1023. void iwl3945_rx_replenish(void *data)
  1024. {
  1025. struct iwl_priv *priv = data;
  1026. unsigned long flags;
  1027. iwl3945_rx_allocate(priv, GFP_KERNEL);
  1028. spin_lock_irqsave(&priv->lock, flags);
  1029. iwl3945_rx_queue_restock(priv);
  1030. spin_unlock_irqrestore(&priv->lock, flags);
  1031. }
  1032. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  1033. {
  1034. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  1035. iwl3945_rx_queue_restock(priv);
  1036. }
  1037. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1038. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1039. * This free routine walks the list of POOL entries and if SKB is set to
  1040. * non NULL it is unmapped and freed
  1041. */
  1042. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1043. {
  1044. int i;
  1045. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1046. if (rxq->pool[i].skb != NULL) {
  1047. pci_unmap_single(priv->pci_dev,
  1048. rxq->pool[i].real_dma_addr,
  1049. priv->hw_params.rx_buf_size,
  1050. PCI_DMA_FROMDEVICE);
  1051. dev_kfree_skb(rxq->pool[i].skb);
  1052. }
  1053. }
  1054. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1055. rxq->dma_addr);
  1056. pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
  1057. rxq->rb_stts, rxq->rb_stts_dma);
  1058. rxq->bd = NULL;
  1059. rxq->rb_stts = NULL;
  1060. }
  1061. /* Convert linear signal-to-noise ratio into dB */
  1062. static u8 ratio2dB[100] = {
  1063. /* 0 1 2 3 4 5 6 7 8 9 */
  1064. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1065. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1066. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1067. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1068. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1069. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1070. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1071. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1072. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1073. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1074. };
  1075. /* Calculates a relative dB value from a ratio of linear
  1076. * (i.e. not dB) signal levels.
  1077. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1078. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1079. {
  1080. /* 1000:1 or higher just report as 60 dB */
  1081. if (sig_ratio >= 1000)
  1082. return 60;
  1083. /* 100:1 or higher, divide by 10 and use table,
  1084. * add 20 dB to make up for divide by 10 */
  1085. if (sig_ratio >= 100)
  1086. return 20 + (int)ratio2dB[sig_ratio/10];
  1087. /* We shouldn't see this */
  1088. if (sig_ratio < 1)
  1089. return 0;
  1090. /* Use table for ratios 1:1 - 99:1 */
  1091. return (int)ratio2dB[sig_ratio];
  1092. }
  1093. #define PERFECT_RSSI (-20) /* dBm */
  1094. #define WORST_RSSI (-95) /* dBm */
  1095. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  1096. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  1097. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  1098. * about formulas used below. */
  1099. int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
  1100. {
  1101. int sig_qual;
  1102. int degradation = PERFECT_RSSI - rssi_dbm;
  1103. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  1104. * as indicator; formula is (signal dbm - noise dbm).
  1105. * SNR at or above 40 is a great signal (100%).
  1106. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  1107. * Weakest usable signal is usually 10 - 15 dB SNR. */
  1108. if (noise_dbm) {
  1109. if (rssi_dbm - noise_dbm >= 40)
  1110. return 100;
  1111. else if (rssi_dbm < noise_dbm)
  1112. return 0;
  1113. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  1114. /* Else use just the signal level.
  1115. * This formula is a least squares fit of data points collected and
  1116. * compared with a reference system that had a percentage (%) display
  1117. * for signal quality. */
  1118. } else
  1119. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  1120. (15 * RSSI_RANGE + 62 * degradation)) /
  1121. (RSSI_RANGE * RSSI_RANGE);
  1122. if (sig_qual > 100)
  1123. sig_qual = 100;
  1124. else if (sig_qual < 1)
  1125. sig_qual = 0;
  1126. return sig_qual;
  1127. }
  1128. /**
  1129. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1130. *
  1131. * Uses the priv->rx_handlers callback function array to invoke
  1132. * the appropriate handlers, including command responses,
  1133. * frame-received notifications, and other notifications.
  1134. */
  1135. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1136. {
  1137. struct iwl_rx_mem_buffer *rxb;
  1138. struct iwl_rx_packet *pkt;
  1139. struct iwl_rx_queue *rxq = &priv->rxq;
  1140. u32 r, i;
  1141. int reclaim;
  1142. unsigned long flags;
  1143. u8 fill_rx = 0;
  1144. u32 count = 8;
  1145. int total_empty = 0;
  1146. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1147. * buffer that the driver may process (last buffer filled by ucode). */
  1148. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1149. i = rxq->read;
  1150. /* calculate total frames need to be restock after handling RX */
  1151. total_empty = r - priv->rxq.write_actual;
  1152. if (total_empty < 0)
  1153. total_empty += RX_QUEUE_SIZE;
  1154. if (total_empty > (RX_QUEUE_SIZE / 2))
  1155. fill_rx = 1;
  1156. /* Rx interrupt, but nothing sent from uCode */
  1157. if (i == r)
  1158. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  1159. while (i != r) {
  1160. rxb = rxq->queue[i];
  1161. /* If an RXB doesn't have a Rx queue slot associated with it,
  1162. * then a bug has been introduced in the queue refilling
  1163. * routines -- catch it here */
  1164. BUG_ON(rxb == NULL);
  1165. rxq->queue[i] = NULL;
  1166. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1167. priv->hw_params.rx_buf_size,
  1168. PCI_DMA_FROMDEVICE);
  1169. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1170. /* Reclaim a command buffer only if this packet is a response
  1171. * to a (driver-originated) command.
  1172. * If the packet (e.g. Rx frame) originated from uCode,
  1173. * there is no command buffer to reclaim.
  1174. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1175. * but apparently a few don't get set; catch them here. */
  1176. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1177. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1178. (pkt->hdr.cmd != REPLY_TX);
  1179. /* Based on type of command response or notification,
  1180. * handle those that need handling via function in
  1181. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1182. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1183. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1184. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1185. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1186. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1187. } else {
  1188. /* No handling needed */
  1189. IWL_DEBUG_RX(priv, "r %d i %d No handler needed for %s, 0x%02x\n",
  1190. r, i, get_cmd_string(pkt->hdr.cmd),
  1191. pkt->hdr.cmd);
  1192. }
  1193. if (reclaim) {
  1194. /* Invoke any callbacks, transfer the skb to caller, and
  1195. * fire off the (possibly) blocking iwl_send_cmd()
  1196. * as we reclaim the driver command queue */
  1197. if (rxb && rxb->skb)
  1198. iwl_tx_cmd_complete(priv, rxb);
  1199. else
  1200. IWL_WARN(priv, "Claim null rxb?\n");
  1201. }
  1202. /* For now we just don't re-use anything. We can tweak this
  1203. * later to try and re-use notification packets and SKBs that
  1204. * fail to Rx correctly */
  1205. if (rxb->skb != NULL) {
  1206. priv->alloc_rxb_skb--;
  1207. dev_kfree_skb_any(rxb->skb);
  1208. rxb->skb = NULL;
  1209. }
  1210. spin_lock_irqsave(&rxq->lock, flags);
  1211. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1212. spin_unlock_irqrestore(&rxq->lock, flags);
  1213. i = (i + 1) & RX_QUEUE_MASK;
  1214. /* If there are a lot of unused frames,
  1215. * restock the Rx queue so ucode won't assert. */
  1216. if (fill_rx) {
  1217. count++;
  1218. if (count >= 8) {
  1219. priv->rxq.read = i;
  1220. iwl3945_rx_replenish_now(priv);
  1221. count = 0;
  1222. }
  1223. }
  1224. }
  1225. /* Backtrack one entry */
  1226. priv->rxq.read = i;
  1227. if (fill_rx)
  1228. iwl3945_rx_replenish_now(priv);
  1229. else
  1230. iwl3945_rx_queue_restock(priv);
  1231. }
  1232. /* call this function to flush any scheduled tasklet */
  1233. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1234. {
  1235. /* wait to make sure we flush pending tasklet*/
  1236. synchronize_irq(priv->pci_dev->irq);
  1237. tasklet_kill(&priv->irq_tasklet);
  1238. }
  1239. static const char *desc_lookup(int i)
  1240. {
  1241. switch (i) {
  1242. case 1:
  1243. return "FAIL";
  1244. case 2:
  1245. return "BAD_PARAM";
  1246. case 3:
  1247. return "BAD_CHECKSUM";
  1248. case 4:
  1249. return "NMI_INTERRUPT";
  1250. case 5:
  1251. return "SYSASSERT";
  1252. case 6:
  1253. return "FATAL_ERROR";
  1254. }
  1255. return "UNKNOWN";
  1256. }
  1257. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1258. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1259. static void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1260. {
  1261. u32 i;
  1262. u32 desc, time, count, base, data1;
  1263. u32 blink1, blink2, ilink1, ilink2;
  1264. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1265. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1266. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1267. return;
  1268. }
  1269. count = iwl_read_targ_mem(priv, base);
  1270. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1271. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1272. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1273. priv->status, count);
  1274. }
  1275. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1276. "ilink1 nmiPC Line\n");
  1277. for (i = ERROR_START_OFFSET;
  1278. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1279. i += ERROR_ELEM_SIZE) {
  1280. desc = iwl_read_targ_mem(priv, base + i);
  1281. time =
  1282. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1283. blink1 =
  1284. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1285. blink2 =
  1286. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1287. ilink1 =
  1288. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1289. ilink2 =
  1290. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1291. data1 =
  1292. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1293. IWL_ERR(priv,
  1294. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1295. desc_lookup(desc), desc, time, blink1, blink2,
  1296. ilink1, ilink2, data1);
  1297. }
  1298. }
  1299. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1300. /**
  1301. * iwl3945_print_event_log - Dump error event log to syslog
  1302. *
  1303. */
  1304. static void iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1305. u32 num_events, u32 mode)
  1306. {
  1307. u32 i;
  1308. u32 base; /* SRAM byte address of event log header */
  1309. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1310. u32 ptr; /* SRAM byte address of log data */
  1311. u32 ev, time, data; /* event log data */
  1312. if (num_events == 0)
  1313. return;
  1314. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1315. if (mode == 0)
  1316. event_size = 2 * sizeof(u32);
  1317. else
  1318. event_size = 3 * sizeof(u32);
  1319. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1320. /* "time" is actually "data" for mode 0 (no timestamp).
  1321. * place event id # at far right for easier visual parsing. */
  1322. for (i = 0; i < num_events; i++) {
  1323. ev = iwl_read_targ_mem(priv, ptr);
  1324. ptr += sizeof(u32);
  1325. time = iwl_read_targ_mem(priv, ptr);
  1326. ptr += sizeof(u32);
  1327. if (mode == 0) {
  1328. /* data, ev */
  1329. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1330. } else {
  1331. data = iwl_read_targ_mem(priv, ptr);
  1332. ptr += sizeof(u32);
  1333. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n", time, data, ev);
  1334. }
  1335. }
  1336. }
  1337. static void iwl3945_dump_nic_event_log(struct iwl_priv *priv)
  1338. {
  1339. u32 base; /* SRAM byte address of event log header */
  1340. u32 capacity; /* event log capacity in # entries */
  1341. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1342. u32 num_wraps; /* # times uCode wrapped to top of log */
  1343. u32 next_entry; /* index of next entry to be written by uCode */
  1344. u32 size; /* # entries that we'll print */
  1345. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1346. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1347. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1348. return;
  1349. }
  1350. /* event log header */
  1351. capacity = iwl_read_targ_mem(priv, base);
  1352. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1353. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1354. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1355. size = num_wraps ? capacity : next_entry;
  1356. /* bail out if nothing in log */
  1357. if (size == 0) {
  1358. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1359. return;
  1360. }
  1361. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1362. size, num_wraps);
  1363. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1364. * i.e the next one that uCode would fill. */
  1365. if (num_wraps)
  1366. iwl3945_print_event_log(priv, next_entry,
  1367. capacity - next_entry, mode);
  1368. /* (then/else) start at top of log */
  1369. iwl3945_print_event_log(priv, 0, next_entry, mode);
  1370. }
  1371. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1372. {
  1373. u32 inta, handled = 0;
  1374. u32 inta_fh;
  1375. unsigned long flags;
  1376. #ifdef CONFIG_IWLWIFI_DEBUG
  1377. u32 inta_mask;
  1378. #endif
  1379. spin_lock_irqsave(&priv->lock, flags);
  1380. /* Ack/clear/reset pending uCode interrupts.
  1381. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1382. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1383. inta = iwl_read32(priv, CSR_INT);
  1384. iwl_write32(priv, CSR_INT, inta);
  1385. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1386. * Any new interrupts that happen after this, either while we're
  1387. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1388. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1389. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1390. #ifdef CONFIG_IWLWIFI_DEBUG
  1391. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1392. /* just for debug */
  1393. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1394. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1395. inta, inta_mask, inta_fh);
  1396. }
  1397. #endif
  1398. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1399. * atomic, make sure that inta covers all the interrupts that
  1400. * we've discovered, even if FH interrupt came in just after
  1401. * reading CSR_INT. */
  1402. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1403. inta |= CSR_INT_BIT_FH_RX;
  1404. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1405. inta |= CSR_INT_BIT_FH_TX;
  1406. /* Now service all interrupt bits discovered above. */
  1407. if (inta & CSR_INT_BIT_HW_ERR) {
  1408. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1409. /* Tell the device to stop sending interrupts */
  1410. iwl_disable_interrupts(priv);
  1411. priv->isr_stats.hw++;
  1412. iwl_irq_handle_error(priv);
  1413. handled |= CSR_INT_BIT_HW_ERR;
  1414. spin_unlock_irqrestore(&priv->lock, flags);
  1415. return;
  1416. }
  1417. #ifdef CONFIG_IWLWIFI_DEBUG
  1418. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1419. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1420. if (inta & CSR_INT_BIT_SCD) {
  1421. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1422. "the frame/frames.\n");
  1423. priv->isr_stats.sch++;
  1424. }
  1425. /* Alive notification via Rx interrupt will do the real work */
  1426. if (inta & CSR_INT_BIT_ALIVE) {
  1427. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1428. priv->isr_stats.alive++;
  1429. }
  1430. }
  1431. #endif
  1432. /* Safely ignore these bits for debug checks below */
  1433. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1434. /* Error detected by uCode */
  1435. if (inta & CSR_INT_BIT_SW_ERR) {
  1436. IWL_ERR(priv, "Microcode SW error detected. "
  1437. "Restarting 0x%X.\n", inta);
  1438. priv->isr_stats.sw++;
  1439. priv->isr_stats.sw_err = inta;
  1440. iwl_irq_handle_error(priv);
  1441. handled |= CSR_INT_BIT_SW_ERR;
  1442. }
  1443. /* uCode wakes up after power-down sleep */
  1444. if (inta & CSR_INT_BIT_WAKEUP) {
  1445. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1446. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1447. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1448. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1449. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1450. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1451. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1452. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1453. priv->isr_stats.wakeup++;
  1454. handled |= CSR_INT_BIT_WAKEUP;
  1455. }
  1456. /* All uCode command responses, including Tx command responses,
  1457. * Rx "responses" (frame-received notification), and other
  1458. * notifications from uCode come through here*/
  1459. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1460. iwl3945_rx_handle(priv);
  1461. priv->isr_stats.rx++;
  1462. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1463. }
  1464. if (inta & CSR_INT_BIT_FH_TX) {
  1465. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1466. priv->isr_stats.tx++;
  1467. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1468. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1469. (FH39_SRVC_CHNL), 0x0);
  1470. handled |= CSR_INT_BIT_FH_TX;
  1471. }
  1472. if (inta & ~handled) {
  1473. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1474. priv->isr_stats.unhandled++;
  1475. }
  1476. if (inta & ~priv->inta_mask) {
  1477. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1478. inta & ~priv->inta_mask);
  1479. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1480. }
  1481. /* Re-enable all interrupts */
  1482. /* only Re-enable if disabled by irq */
  1483. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1484. iwl_enable_interrupts(priv);
  1485. #ifdef CONFIG_IWLWIFI_DEBUG
  1486. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1487. inta = iwl_read32(priv, CSR_INT);
  1488. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1489. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1490. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1491. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1492. }
  1493. #endif
  1494. spin_unlock_irqrestore(&priv->lock, flags);
  1495. }
  1496. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1497. enum ieee80211_band band,
  1498. u8 is_active, u8 n_probes,
  1499. struct iwl3945_scan_channel *scan_ch)
  1500. {
  1501. struct ieee80211_channel *chan;
  1502. const struct ieee80211_supported_band *sband;
  1503. const struct iwl_channel_info *ch_info;
  1504. u16 passive_dwell = 0;
  1505. u16 active_dwell = 0;
  1506. int added, i;
  1507. sband = iwl_get_hw_mode(priv, band);
  1508. if (!sband)
  1509. return 0;
  1510. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1511. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1512. if (passive_dwell <= active_dwell)
  1513. passive_dwell = active_dwell + 1;
  1514. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1515. chan = priv->scan_request->channels[i];
  1516. if (chan->band != band)
  1517. continue;
  1518. scan_ch->channel = chan->hw_value;
  1519. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1520. if (!is_channel_valid(ch_info)) {
  1521. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1522. scan_ch->channel);
  1523. continue;
  1524. }
  1525. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1526. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1527. /* If passive , set up for auto-switch
  1528. * and use long active_dwell time.
  1529. */
  1530. if (!is_active || is_channel_passive(ch_info) ||
  1531. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1532. scan_ch->type = 0; /* passive */
  1533. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1534. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1535. } else {
  1536. scan_ch->type = 1; /* active */
  1537. }
  1538. /* Set direct probe bits. These may be used both for active
  1539. * scan channels (probes gets sent right away),
  1540. * or for passive channels (probes get se sent only after
  1541. * hearing clear Rx packet).*/
  1542. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1543. if (n_probes)
  1544. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1545. } else {
  1546. /* uCode v1 does not allow setting direct probe bits on
  1547. * passive channel. */
  1548. if ((scan_ch->type & 1) && n_probes)
  1549. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1550. }
  1551. /* Set txpower levels to defaults */
  1552. scan_ch->tpc.dsp_atten = 110;
  1553. /* scan_pwr_info->tpc.dsp_atten; */
  1554. /*scan_pwr_info->tpc.tx_gain; */
  1555. if (band == IEEE80211_BAND_5GHZ)
  1556. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1557. else {
  1558. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1559. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1560. * power level:
  1561. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1562. */
  1563. }
  1564. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1565. scan_ch->channel,
  1566. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1567. (scan_ch->type & 1) ?
  1568. active_dwell : passive_dwell);
  1569. scan_ch++;
  1570. added++;
  1571. }
  1572. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1573. return added;
  1574. }
  1575. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1576. struct ieee80211_rate *rates)
  1577. {
  1578. int i;
  1579. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1580. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1581. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1582. rates[i].hw_value_short = i;
  1583. rates[i].flags = 0;
  1584. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1585. /*
  1586. * If CCK != 1M then set short preamble rate flag.
  1587. */
  1588. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1589. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1590. }
  1591. }
  1592. }
  1593. /******************************************************************************
  1594. *
  1595. * uCode download functions
  1596. *
  1597. ******************************************************************************/
  1598. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1599. {
  1600. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1601. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1602. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1603. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1604. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1605. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1606. }
  1607. /**
  1608. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1609. * looking at all data.
  1610. */
  1611. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1612. {
  1613. u32 val;
  1614. u32 save_len = len;
  1615. int rc = 0;
  1616. u32 errcnt;
  1617. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1618. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1619. IWL39_RTC_INST_LOWER_BOUND);
  1620. errcnt = 0;
  1621. for (; len > 0; len -= sizeof(u32), image++) {
  1622. /* read data comes through single port, auto-incr addr */
  1623. /* NOTE: Use the debugless read so we don't flood kernel log
  1624. * if IWL_DL_IO is set */
  1625. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1626. if (val != le32_to_cpu(*image)) {
  1627. IWL_ERR(priv, "uCode INST section is invalid at "
  1628. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1629. save_len - len, val, le32_to_cpu(*image));
  1630. rc = -EIO;
  1631. errcnt++;
  1632. if (errcnt >= 20)
  1633. break;
  1634. }
  1635. }
  1636. if (!errcnt)
  1637. IWL_DEBUG_INFO(priv,
  1638. "ucode image in INSTRUCTION memory is good\n");
  1639. return rc;
  1640. }
  1641. /**
  1642. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1643. * using sample data 100 bytes apart. If these sample points are good,
  1644. * it's a pretty good bet that everything between them is good, too.
  1645. */
  1646. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1647. {
  1648. u32 val;
  1649. int rc = 0;
  1650. u32 errcnt = 0;
  1651. u32 i;
  1652. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1653. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1654. /* read data comes through single port, auto-incr addr */
  1655. /* NOTE: Use the debugless read so we don't flood kernel log
  1656. * if IWL_DL_IO is set */
  1657. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1658. i + IWL39_RTC_INST_LOWER_BOUND);
  1659. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1660. if (val != le32_to_cpu(*image)) {
  1661. #if 0 /* Enable this if you want to see details */
  1662. IWL_ERR(priv, "uCode INST section is invalid at "
  1663. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1664. i, val, *image);
  1665. #endif
  1666. rc = -EIO;
  1667. errcnt++;
  1668. if (errcnt >= 3)
  1669. break;
  1670. }
  1671. }
  1672. return rc;
  1673. }
  1674. /**
  1675. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1676. * and verify its contents
  1677. */
  1678. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1679. {
  1680. __le32 *image;
  1681. u32 len;
  1682. int rc = 0;
  1683. /* Try bootstrap */
  1684. image = (__le32 *)priv->ucode_boot.v_addr;
  1685. len = priv->ucode_boot.len;
  1686. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1687. if (rc == 0) {
  1688. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1689. return 0;
  1690. }
  1691. /* Try initialize */
  1692. image = (__le32 *)priv->ucode_init.v_addr;
  1693. len = priv->ucode_init.len;
  1694. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1695. if (rc == 0) {
  1696. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1697. return 0;
  1698. }
  1699. /* Try runtime/protocol */
  1700. image = (__le32 *)priv->ucode_code.v_addr;
  1701. len = priv->ucode_code.len;
  1702. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1703. if (rc == 0) {
  1704. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1705. return 0;
  1706. }
  1707. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1708. /* Since nothing seems to match, show first several data entries in
  1709. * instruction SRAM, so maybe visual inspection will give a clue.
  1710. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1711. image = (__le32 *)priv->ucode_boot.v_addr;
  1712. len = priv->ucode_boot.len;
  1713. rc = iwl3945_verify_inst_full(priv, image, len);
  1714. return rc;
  1715. }
  1716. static void iwl3945_nic_start(struct iwl_priv *priv)
  1717. {
  1718. /* Remove all resets to allow NIC to operate */
  1719. iwl_write32(priv, CSR_RESET, 0);
  1720. }
  1721. /**
  1722. * iwl3945_read_ucode - Read uCode images from disk file.
  1723. *
  1724. * Copy into buffers for card to fetch via bus-mastering
  1725. */
  1726. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1727. {
  1728. const struct iwl_ucode_header *ucode;
  1729. int ret = -EINVAL, index;
  1730. const struct firmware *ucode_raw;
  1731. /* firmware file name contains uCode/driver compatibility version */
  1732. const char *name_pre = priv->cfg->fw_name_pre;
  1733. const unsigned int api_max = priv->cfg->ucode_api_max;
  1734. const unsigned int api_min = priv->cfg->ucode_api_min;
  1735. char buf[25];
  1736. u8 *src;
  1737. size_t len;
  1738. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1739. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1740. * request_firmware() is synchronous, file is in memory on return. */
  1741. for (index = api_max; index >= api_min; index--) {
  1742. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1743. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1744. if (ret < 0) {
  1745. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1746. buf, ret);
  1747. if (ret == -ENOENT)
  1748. continue;
  1749. else
  1750. goto error;
  1751. } else {
  1752. if (index < api_max)
  1753. IWL_ERR(priv, "Loaded firmware %s, "
  1754. "which is deprecated. "
  1755. " Please use API v%u instead.\n",
  1756. buf, api_max);
  1757. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1758. "(%zd bytes) from disk\n",
  1759. buf, ucode_raw->size);
  1760. break;
  1761. }
  1762. }
  1763. if (ret < 0)
  1764. goto error;
  1765. /* Make sure that we got at least our header! */
  1766. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1767. IWL_ERR(priv, "File size way too small!\n");
  1768. ret = -EINVAL;
  1769. goto err_release;
  1770. }
  1771. /* Data from ucode file: header followed by uCode images */
  1772. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1773. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1774. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1775. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1776. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1777. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1778. init_data_size =
  1779. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1780. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1781. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1782. /* api_ver should match the api version forming part of the
  1783. * firmware filename ... but we don't check for that and only rely
  1784. * on the API version read from firmware header from here on forward */
  1785. if (api_ver < api_min || api_ver > api_max) {
  1786. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1787. "Driver supports v%u, firmware is v%u.\n",
  1788. api_max, api_ver);
  1789. priv->ucode_ver = 0;
  1790. ret = -EINVAL;
  1791. goto err_release;
  1792. }
  1793. if (api_ver != api_max)
  1794. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1795. "got %u. New firmware can be obtained "
  1796. "from http://www.intellinuxwireless.org.\n",
  1797. api_max, api_ver);
  1798. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1799. IWL_UCODE_MAJOR(priv->ucode_ver),
  1800. IWL_UCODE_MINOR(priv->ucode_ver),
  1801. IWL_UCODE_API(priv->ucode_ver),
  1802. IWL_UCODE_SERIAL(priv->ucode_ver));
  1803. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1804. priv->ucode_ver);
  1805. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1806. inst_size);
  1807. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1808. data_size);
  1809. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1810. init_size);
  1811. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1812. init_data_size);
  1813. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1814. boot_size);
  1815. /* Verify size of file vs. image size info in file's header */
  1816. if (ucode_raw->size != priv->cfg->ops->ucode->get_header_size(api_ver) +
  1817. inst_size + data_size + init_size +
  1818. init_data_size + boot_size) {
  1819. IWL_DEBUG_INFO(priv,
  1820. "uCode file size %zd does not match expected size\n",
  1821. ucode_raw->size);
  1822. ret = -EINVAL;
  1823. goto err_release;
  1824. }
  1825. /* Verify that uCode images will fit in card's SRAM */
  1826. if (inst_size > IWL39_MAX_INST_SIZE) {
  1827. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1828. inst_size);
  1829. ret = -EINVAL;
  1830. goto err_release;
  1831. }
  1832. if (data_size > IWL39_MAX_DATA_SIZE) {
  1833. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1834. data_size);
  1835. ret = -EINVAL;
  1836. goto err_release;
  1837. }
  1838. if (init_size > IWL39_MAX_INST_SIZE) {
  1839. IWL_DEBUG_INFO(priv,
  1840. "uCode init instr len %d too large to fit in\n",
  1841. init_size);
  1842. ret = -EINVAL;
  1843. goto err_release;
  1844. }
  1845. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1846. IWL_DEBUG_INFO(priv,
  1847. "uCode init data len %d too large to fit in\n",
  1848. init_data_size);
  1849. ret = -EINVAL;
  1850. goto err_release;
  1851. }
  1852. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1853. IWL_DEBUG_INFO(priv,
  1854. "uCode boot instr len %d too large to fit in\n",
  1855. boot_size);
  1856. ret = -EINVAL;
  1857. goto err_release;
  1858. }
  1859. /* Allocate ucode buffers for card's bus-master loading ... */
  1860. /* Runtime instructions and 2 copies of data:
  1861. * 1) unmodified from disk
  1862. * 2) backup cache for save/restore during power-downs */
  1863. priv->ucode_code.len = inst_size;
  1864. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1865. priv->ucode_data.len = data_size;
  1866. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1867. priv->ucode_data_backup.len = data_size;
  1868. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1869. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1870. !priv->ucode_data_backup.v_addr)
  1871. goto err_pci_alloc;
  1872. /* Initialization instructions and data */
  1873. if (init_size && init_data_size) {
  1874. priv->ucode_init.len = init_size;
  1875. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1876. priv->ucode_init_data.len = init_data_size;
  1877. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1878. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1879. goto err_pci_alloc;
  1880. }
  1881. /* Bootstrap (instructions only, no data) */
  1882. if (boot_size) {
  1883. priv->ucode_boot.len = boot_size;
  1884. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1885. if (!priv->ucode_boot.v_addr)
  1886. goto err_pci_alloc;
  1887. }
  1888. /* Copy images into buffers for card's bus-master reads ... */
  1889. /* Runtime instructions (first block of data in file) */
  1890. len = inst_size;
  1891. IWL_DEBUG_INFO(priv,
  1892. "Copying (but not loading) uCode instr len %zd\n", len);
  1893. memcpy(priv->ucode_code.v_addr, src, len);
  1894. src += len;
  1895. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1896. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1897. /* Runtime data (2nd block)
  1898. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1899. len = data_size;
  1900. IWL_DEBUG_INFO(priv,
  1901. "Copying (but not loading) uCode data len %zd\n", len);
  1902. memcpy(priv->ucode_data.v_addr, src, len);
  1903. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1904. src += len;
  1905. /* Initialization instructions (3rd block) */
  1906. if (init_size) {
  1907. len = init_size;
  1908. IWL_DEBUG_INFO(priv,
  1909. "Copying (but not loading) init instr len %zd\n", len);
  1910. memcpy(priv->ucode_init.v_addr, src, len);
  1911. src += len;
  1912. }
  1913. /* Initialization data (4th block) */
  1914. if (init_data_size) {
  1915. len = init_data_size;
  1916. IWL_DEBUG_INFO(priv,
  1917. "Copying (but not loading) init data len %zd\n", len);
  1918. memcpy(priv->ucode_init_data.v_addr, src, len);
  1919. src += len;
  1920. }
  1921. /* Bootstrap instructions (5th block) */
  1922. len = boot_size;
  1923. IWL_DEBUG_INFO(priv,
  1924. "Copying (but not loading) boot instr len %zd\n", len);
  1925. memcpy(priv->ucode_boot.v_addr, src, len);
  1926. /* We have our copies now, allow OS release its copies */
  1927. release_firmware(ucode_raw);
  1928. return 0;
  1929. err_pci_alloc:
  1930. IWL_ERR(priv, "failed to allocate pci memory\n");
  1931. ret = -ENOMEM;
  1932. iwl3945_dealloc_ucode_pci(priv);
  1933. err_release:
  1934. release_firmware(ucode_raw);
  1935. error:
  1936. return ret;
  1937. }
  1938. /**
  1939. * iwl3945_set_ucode_ptrs - Set uCode address location
  1940. *
  1941. * Tell initialization uCode where to find runtime uCode.
  1942. *
  1943. * BSM registers initially contain pointers to initialization uCode.
  1944. * We need to replace them to load runtime uCode inst and data,
  1945. * and to save runtime data when powering down.
  1946. */
  1947. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  1948. {
  1949. dma_addr_t pinst;
  1950. dma_addr_t pdata;
  1951. /* bits 31:0 for 3945 */
  1952. pinst = priv->ucode_code.p_addr;
  1953. pdata = priv->ucode_data_backup.p_addr;
  1954. /* Tell bootstrap uCode where to find image to load */
  1955. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  1956. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  1957. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  1958. priv->ucode_data.len);
  1959. /* Inst byte count must be last to set up, bit 31 signals uCode
  1960. * that all new ptr/size info is in place */
  1961. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  1962. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  1963. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  1964. return 0;
  1965. }
  1966. /**
  1967. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  1968. *
  1969. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  1970. *
  1971. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  1972. */
  1973. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  1974. {
  1975. /* Check alive response for "valid" sign from uCode */
  1976. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  1977. /* We had an error bringing up the hardware, so take it
  1978. * all the way back down so we can try again */
  1979. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  1980. goto restart;
  1981. }
  1982. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  1983. * This is a paranoid check, because we would not have gotten the
  1984. * "initialize" alive if code weren't properly loaded. */
  1985. if (iwl3945_verify_ucode(priv)) {
  1986. /* Runtime instruction load was bad;
  1987. * take it all the way back down so we can try again */
  1988. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  1989. goto restart;
  1990. }
  1991. /* Send pointers to protocol/runtime uCode image ... init code will
  1992. * load and launch runtime uCode, which will send us another "Alive"
  1993. * notification. */
  1994. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  1995. if (iwl3945_set_ucode_ptrs(priv)) {
  1996. /* Runtime instruction load won't happen;
  1997. * take it all the way back down so we can try again */
  1998. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  1999. goto restart;
  2000. }
  2001. return;
  2002. restart:
  2003. queue_work(priv->workqueue, &priv->restart);
  2004. }
  2005. /**
  2006. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2007. * from protocol/runtime uCode (initialization uCode's
  2008. * Alive gets handled by iwl3945_init_alive_start()).
  2009. */
  2010. static void iwl3945_alive_start(struct iwl_priv *priv)
  2011. {
  2012. int thermal_spin = 0;
  2013. u32 rfkill;
  2014. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2015. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2016. /* We had an error bringing up the hardware, so take it
  2017. * all the way back down so we can try again */
  2018. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2019. goto restart;
  2020. }
  2021. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2022. * This is a paranoid check, because we would not have gotten the
  2023. * "runtime" alive if code weren't properly loaded. */
  2024. if (iwl3945_verify_ucode(priv)) {
  2025. /* Runtime instruction load was bad;
  2026. * take it all the way back down so we can try again */
  2027. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2028. goto restart;
  2029. }
  2030. iwl_clear_stations_table(priv);
  2031. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2032. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2033. if (rfkill & 0x1) {
  2034. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2035. /* if RFKILL is not on, then wait for thermal
  2036. * sensor in adapter to kick in */
  2037. while (iwl3945_hw_get_temperature(priv) == 0) {
  2038. thermal_spin++;
  2039. udelay(10);
  2040. }
  2041. if (thermal_spin)
  2042. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2043. thermal_spin * 10);
  2044. } else
  2045. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2046. /* After the ALIVE response, we can send commands to 3945 uCode */
  2047. set_bit(STATUS_ALIVE, &priv->status);
  2048. if (iwl_is_rfkill(priv))
  2049. return;
  2050. ieee80211_wake_queues(priv->hw);
  2051. priv->active_rate = priv->rates_mask;
  2052. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  2053. iwl_power_update_mode(priv, false);
  2054. if (iwl_is_associated(priv)) {
  2055. struct iwl3945_rxon_cmd *active_rxon =
  2056. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2057. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2058. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2059. } else {
  2060. /* Initialize our rx_config data */
  2061. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2062. }
  2063. /* Configure Bluetooth device coexistence support */
  2064. iwl_send_bt_config(priv);
  2065. /* Configure the adapter for unassociated operation */
  2066. iwlcore_commit_rxon(priv);
  2067. iwl3945_reg_txpower_periodic(priv);
  2068. iwl3945_led_register(priv);
  2069. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2070. set_bit(STATUS_READY, &priv->status);
  2071. wake_up_interruptible(&priv->wait_command_queue);
  2072. /* reassociate for ADHOC mode */
  2073. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  2074. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  2075. priv->vif);
  2076. if (beacon)
  2077. iwl_mac_beacon_update(priv->hw, beacon);
  2078. }
  2079. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  2080. iwl_set_mode(priv, priv->iw_mode);
  2081. return;
  2082. restart:
  2083. queue_work(priv->workqueue, &priv->restart);
  2084. }
  2085. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2086. static void __iwl3945_down(struct iwl_priv *priv)
  2087. {
  2088. unsigned long flags;
  2089. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2090. struct ieee80211_conf *conf = NULL;
  2091. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2092. conf = ieee80211_get_hw_conf(priv->hw);
  2093. if (!exit_pending)
  2094. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2095. iwl3945_led_unregister(priv);
  2096. iwl_clear_stations_table(priv);
  2097. /* Unblock any waiting calls */
  2098. wake_up_interruptible_all(&priv->wait_command_queue);
  2099. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2100. * exiting the module */
  2101. if (!exit_pending)
  2102. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2103. /* stop and reset the on-board processor */
  2104. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2105. /* tell the device to stop sending interrupts */
  2106. spin_lock_irqsave(&priv->lock, flags);
  2107. iwl_disable_interrupts(priv);
  2108. spin_unlock_irqrestore(&priv->lock, flags);
  2109. iwl_synchronize_irq(priv);
  2110. if (priv->mac80211_registered)
  2111. ieee80211_stop_queues(priv->hw);
  2112. /* If we have not previously called iwl3945_init() then
  2113. * clear all bits but the RF Kill bits and return */
  2114. if (!iwl_is_init(priv)) {
  2115. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2116. STATUS_RF_KILL_HW |
  2117. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2118. STATUS_GEO_CONFIGURED |
  2119. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2120. STATUS_EXIT_PENDING;
  2121. goto exit;
  2122. }
  2123. /* ...otherwise clear out all the status bits but the RF Kill
  2124. * bit and continue taking the NIC down. */
  2125. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2126. STATUS_RF_KILL_HW |
  2127. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2128. STATUS_GEO_CONFIGURED |
  2129. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2130. STATUS_FW_ERROR |
  2131. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2132. STATUS_EXIT_PENDING;
  2133. priv->cfg->ops->lib->apm_ops.reset(priv);
  2134. spin_lock_irqsave(&priv->lock, flags);
  2135. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2136. spin_unlock_irqrestore(&priv->lock, flags);
  2137. iwl3945_hw_txq_ctx_stop(priv);
  2138. iwl3945_hw_rxq_stop(priv);
  2139. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  2140. APMG_CLK_VAL_DMA_CLK_RQT);
  2141. udelay(5);
  2142. if (exit_pending)
  2143. priv->cfg->ops->lib->apm_ops.stop(priv);
  2144. else
  2145. priv->cfg->ops->lib->apm_ops.reset(priv);
  2146. exit:
  2147. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2148. if (priv->ibss_beacon)
  2149. dev_kfree_skb(priv->ibss_beacon);
  2150. priv->ibss_beacon = NULL;
  2151. /* clear out any free frames */
  2152. iwl3945_clear_free_frames(priv);
  2153. }
  2154. static void iwl3945_down(struct iwl_priv *priv)
  2155. {
  2156. mutex_lock(&priv->mutex);
  2157. __iwl3945_down(priv);
  2158. mutex_unlock(&priv->mutex);
  2159. iwl3945_cancel_deferred_work(priv);
  2160. }
  2161. #define MAX_HW_RESTARTS 5
  2162. static int __iwl3945_up(struct iwl_priv *priv)
  2163. {
  2164. int rc, i;
  2165. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2166. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2167. return -EIO;
  2168. }
  2169. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2170. IWL_ERR(priv, "ucode not available for device bring up\n");
  2171. return -EIO;
  2172. }
  2173. /* If platform's RF_KILL switch is NOT set to KILL */
  2174. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2175. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2176. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2177. else {
  2178. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2179. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2180. return -ENODEV;
  2181. }
  2182. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2183. rc = iwl3945_hw_nic_init(priv);
  2184. if (rc) {
  2185. IWL_ERR(priv, "Unable to int nic\n");
  2186. return rc;
  2187. }
  2188. /* make sure rfkill handshake bits are cleared */
  2189. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2190. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2191. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2192. /* clear (again), then enable host interrupts */
  2193. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2194. iwl_enable_interrupts(priv);
  2195. /* really make sure rfkill handshake bits are cleared */
  2196. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2197. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2198. /* Copy original ucode data image from disk into backup cache.
  2199. * This will be used to initialize the on-board processor's
  2200. * data SRAM for a clean start when the runtime program first loads. */
  2201. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2202. priv->ucode_data.len);
  2203. /* We return success when we resume from suspend and rf_kill is on. */
  2204. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2205. return 0;
  2206. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2207. iwl_clear_stations_table(priv);
  2208. /* load bootstrap state machine,
  2209. * load bootstrap program into processor's memory,
  2210. * prepare to load the "initialize" uCode */
  2211. priv->cfg->ops->lib->load_ucode(priv);
  2212. if (rc) {
  2213. IWL_ERR(priv,
  2214. "Unable to set up bootstrap uCode: %d\n", rc);
  2215. continue;
  2216. }
  2217. /* start card; "initialize" will load runtime ucode */
  2218. iwl3945_nic_start(priv);
  2219. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2220. return 0;
  2221. }
  2222. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2223. __iwl3945_down(priv);
  2224. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2225. /* tried to restart and config the device for as long as our
  2226. * patience could withstand */
  2227. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2228. return -EIO;
  2229. }
  2230. /*****************************************************************************
  2231. *
  2232. * Workqueue callbacks
  2233. *
  2234. *****************************************************************************/
  2235. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2236. {
  2237. struct iwl_priv *priv =
  2238. container_of(data, struct iwl_priv, init_alive_start.work);
  2239. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2240. return;
  2241. mutex_lock(&priv->mutex);
  2242. iwl3945_init_alive_start(priv);
  2243. mutex_unlock(&priv->mutex);
  2244. }
  2245. static void iwl3945_bg_alive_start(struct work_struct *data)
  2246. {
  2247. struct iwl_priv *priv =
  2248. container_of(data, struct iwl_priv, alive_start.work);
  2249. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2250. return;
  2251. mutex_lock(&priv->mutex);
  2252. iwl3945_alive_start(priv);
  2253. mutex_unlock(&priv->mutex);
  2254. }
  2255. static void iwl3945_rfkill_poll(struct work_struct *data)
  2256. {
  2257. struct iwl_priv *priv =
  2258. container_of(data, struct iwl_priv, rfkill_poll.work);
  2259. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2260. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2261. else
  2262. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2263. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  2264. test_bit(STATUS_RF_KILL_HW, &priv->status));
  2265. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2266. round_jiffies_relative(2 * HZ));
  2267. }
  2268. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2269. static void iwl3945_bg_request_scan(struct work_struct *data)
  2270. {
  2271. struct iwl_priv *priv =
  2272. container_of(data, struct iwl_priv, request_scan);
  2273. struct iwl_host_cmd cmd = {
  2274. .id = REPLY_SCAN_CMD,
  2275. .len = sizeof(struct iwl3945_scan_cmd),
  2276. .flags = CMD_SIZE_HUGE,
  2277. };
  2278. int rc = 0;
  2279. struct iwl3945_scan_cmd *scan;
  2280. struct ieee80211_conf *conf = NULL;
  2281. u8 n_probes = 0;
  2282. enum ieee80211_band band;
  2283. bool is_active = false;
  2284. conf = ieee80211_get_hw_conf(priv->hw);
  2285. mutex_lock(&priv->mutex);
  2286. cancel_delayed_work(&priv->scan_check);
  2287. if (!iwl_is_ready(priv)) {
  2288. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2289. goto done;
  2290. }
  2291. /* Make sure the scan wasn't canceled before this queued work
  2292. * was given the chance to run... */
  2293. if (!test_bit(STATUS_SCANNING, &priv->status))
  2294. goto done;
  2295. /* This should never be called or scheduled if there is currently
  2296. * a scan active in the hardware. */
  2297. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2298. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2299. "Ignoring second request.\n");
  2300. rc = -EIO;
  2301. goto done;
  2302. }
  2303. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2304. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2305. goto done;
  2306. }
  2307. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2308. IWL_DEBUG_HC(priv,
  2309. "Scan request while abort pending. Queuing.\n");
  2310. goto done;
  2311. }
  2312. if (iwl_is_rfkill(priv)) {
  2313. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2314. goto done;
  2315. }
  2316. if (!test_bit(STATUS_READY, &priv->status)) {
  2317. IWL_DEBUG_HC(priv,
  2318. "Scan request while uninitialized. Queuing.\n");
  2319. goto done;
  2320. }
  2321. if (!priv->scan_bands) {
  2322. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2323. goto done;
  2324. }
  2325. if (!priv->scan) {
  2326. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2327. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2328. if (!priv->scan) {
  2329. rc = -ENOMEM;
  2330. goto done;
  2331. }
  2332. }
  2333. scan = priv->scan;
  2334. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2335. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2336. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2337. if (iwl_is_associated(priv)) {
  2338. u16 interval = 0;
  2339. u32 extra;
  2340. u32 suspend_time = 100;
  2341. u32 scan_suspend_time = 100;
  2342. unsigned long flags;
  2343. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2344. spin_lock_irqsave(&priv->lock, flags);
  2345. interval = priv->beacon_int;
  2346. spin_unlock_irqrestore(&priv->lock, flags);
  2347. scan->suspend_time = 0;
  2348. scan->max_out_time = cpu_to_le32(200 * 1024);
  2349. if (!interval)
  2350. interval = suspend_time;
  2351. /*
  2352. * suspend time format:
  2353. * 0-19: beacon interval in usec (time before exec.)
  2354. * 20-23: 0
  2355. * 24-31: number of beacons (suspend between channels)
  2356. */
  2357. extra = (suspend_time / interval) << 24;
  2358. scan_suspend_time = 0xFF0FFFFF &
  2359. (extra | ((suspend_time % interval) * 1024));
  2360. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2361. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2362. scan_suspend_time, interval);
  2363. }
  2364. if (priv->scan_request->n_ssids) {
  2365. int i, p = 0;
  2366. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2367. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2368. /* always does wildcard anyway */
  2369. if (!priv->scan_request->ssids[i].ssid_len)
  2370. continue;
  2371. scan->direct_scan[p].id = WLAN_EID_SSID;
  2372. scan->direct_scan[p].len =
  2373. priv->scan_request->ssids[i].ssid_len;
  2374. memcpy(scan->direct_scan[p].ssid,
  2375. priv->scan_request->ssids[i].ssid,
  2376. priv->scan_request->ssids[i].ssid_len);
  2377. n_probes++;
  2378. p++;
  2379. }
  2380. is_active = true;
  2381. } else
  2382. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2383. /* We don't build a direct scan probe request; the uCode will do
  2384. * that based on the direct_mask added to each channel entry */
  2385. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2386. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2387. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2388. /* flags + rate selection */
  2389. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2390. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2391. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2392. scan->good_CRC_th = 0;
  2393. band = IEEE80211_BAND_2GHZ;
  2394. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2395. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2396. /*
  2397. * If active scaning is requested but a certain channel
  2398. * is marked passive, we can do active scanning if we
  2399. * detect transmissions.
  2400. */
  2401. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
  2402. band = IEEE80211_BAND_5GHZ;
  2403. } else {
  2404. IWL_WARN(priv, "Invalid scan band count\n");
  2405. goto done;
  2406. }
  2407. scan->tx_cmd.len = cpu_to_le16(
  2408. iwl_fill_probe_req(priv,
  2409. (struct ieee80211_mgmt *)scan->data,
  2410. priv->scan_request->ie,
  2411. priv->scan_request->ie_len,
  2412. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2413. /* select Rx antennas */
  2414. scan->flags |= iwl3945_get_antenna_flags(priv);
  2415. if (iwl_is_monitor_mode(priv))
  2416. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2417. scan->channel_count =
  2418. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2419. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2420. if (scan->channel_count == 0) {
  2421. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2422. goto done;
  2423. }
  2424. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2425. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2426. cmd.data = scan;
  2427. scan->len = cpu_to_le16(cmd.len);
  2428. set_bit(STATUS_SCAN_HW, &priv->status);
  2429. rc = iwl_send_cmd_sync(priv, &cmd);
  2430. if (rc)
  2431. goto done;
  2432. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2433. IWL_SCAN_CHECK_WATCHDOG);
  2434. mutex_unlock(&priv->mutex);
  2435. return;
  2436. done:
  2437. /* can not perform scan make sure we clear scanning
  2438. * bits from status so next scan request can be performed.
  2439. * if we dont clear scanning status bit here all next scan
  2440. * will fail
  2441. */
  2442. clear_bit(STATUS_SCAN_HW, &priv->status);
  2443. clear_bit(STATUS_SCANNING, &priv->status);
  2444. /* inform mac80211 scan aborted */
  2445. queue_work(priv->workqueue, &priv->scan_completed);
  2446. mutex_unlock(&priv->mutex);
  2447. }
  2448. static void iwl3945_bg_up(struct work_struct *data)
  2449. {
  2450. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  2451. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2452. return;
  2453. mutex_lock(&priv->mutex);
  2454. __iwl3945_up(priv);
  2455. mutex_unlock(&priv->mutex);
  2456. }
  2457. static void iwl3945_bg_restart(struct work_struct *data)
  2458. {
  2459. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2460. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2461. return;
  2462. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2463. mutex_lock(&priv->mutex);
  2464. priv->vif = NULL;
  2465. priv->is_open = 0;
  2466. mutex_unlock(&priv->mutex);
  2467. iwl3945_down(priv);
  2468. ieee80211_restart_hw(priv->hw);
  2469. } else {
  2470. iwl3945_down(priv);
  2471. queue_work(priv->workqueue, &priv->up);
  2472. }
  2473. }
  2474. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2475. {
  2476. struct iwl_priv *priv =
  2477. container_of(data, struct iwl_priv, rx_replenish);
  2478. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2479. return;
  2480. mutex_lock(&priv->mutex);
  2481. iwl3945_rx_replenish(priv);
  2482. mutex_unlock(&priv->mutex);
  2483. }
  2484. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2485. void iwl3945_post_associate(struct iwl_priv *priv)
  2486. {
  2487. int rc = 0;
  2488. struct ieee80211_conf *conf = NULL;
  2489. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2490. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2491. return;
  2492. }
  2493. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2494. priv->assoc_id, priv->active_rxon.bssid_addr);
  2495. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2496. return;
  2497. if (!priv->vif || !priv->is_open)
  2498. return;
  2499. iwl_scan_cancel_timeout(priv, 200);
  2500. conf = ieee80211_get_hw_conf(priv->hw);
  2501. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2502. iwlcore_commit_rxon(priv);
  2503. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2504. iwl_setup_rxon_timing(priv);
  2505. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2506. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2507. if (rc)
  2508. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2509. "Attempting to continue.\n");
  2510. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2511. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2512. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2513. priv->assoc_id, priv->beacon_int);
  2514. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2515. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2516. else
  2517. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2518. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2519. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2520. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2521. else
  2522. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2523. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2524. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2525. }
  2526. iwlcore_commit_rxon(priv);
  2527. switch (priv->iw_mode) {
  2528. case NL80211_IFTYPE_STATION:
  2529. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2530. break;
  2531. case NL80211_IFTYPE_ADHOC:
  2532. priv->assoc_id = 1;
  2533. iwl_add_station(priv, priv->bssid, 0, CMD_SYNC, NULL);
  2534. iwl3945_sync_sta(priv, IWL_STA_ID,
  2535. (priv->band == IEEE80211_BAND_5GHZ) ?
  2536. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2537. CMD_ASYNC);
  2538. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2539. iwl3945_send_beacon_cmd(priv);
  2540. break;
  2541. default:
  2542. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2543. __func__, priv->iw_mode);
  2544. break;
  2545. }
  2546. iwl_activate_qos(priv, 0);
  2547. /* we have just associated, don't start scan too early */
  2548. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2549. }
  2550. /*****************************************************************************
  2551. *
  2552. * mac80211 entry point functions
  2553. *
  2554. *****************************************************************************/
  2555. #define UCODE_READY_TIMEOUT (2 * HZ)
  2556. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2557. {
  2558. struct iwl_priv *priv = hw->priv;
  2559. int ret;
  2560. IWL_DEBUG_MAC80211(priv, "enter\n");
  2561. /* we should be verifying the device is ready to be opened */
  2562. mutex_lock(&priv->mutex);
  2563. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2564. * ucode filename and max sizes are card-specific. */
  2565. if (!priv->ucode_code.len) {
  2566. ret = iwl3945_read_ucode(priv);
  2567. if (ret) {
  2568. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2569. mutex_unlock(&priv->mutex);
  2570. goto out_release_irq;
  2571. }
  2572. }
  2573. ret = __iwl3945_up(priv);
  2574. mutex_unlock(&priv->mutex);
  2575. if (ret)
  2576. goto out_release_irq;
  2577. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2578. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2579. * mac80211 will not be run successfully. */
  2580. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2581. test_bit(STATUS_READY, &priv->status),
  2582. UCODE_READY_TIMEOUT);
  2583. if (!ret) {
  2584. if (!test_bit(STATUS_READY, &priv->status)) {
  2585. IWL_ERR(priv,
  2586. "Wait for START_ALIVE timeout after %dms.\n",
  2587. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2588. ret = -ETIMEDOUT;
  2589. goto out_release_irq;
  2590. }
  2591. }
  2592. /* ucode is running and will send rfkill notifications,
  2593. * no need to poll the killswitch state anymore */
  2594. cancel_delayed_work(&priv->rfkill_poll);
  2595. priv->is_open = 1;
  2596. IWL_DEBUG_MAC80211(priv, "leave\n");
  2597. return 0;
  2598. out_release_irq:
  2599. priv->is_open = 0;
  2600. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2601. return ret;
  2602. }
  2603. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2604. {
  2605. struct iwl_priv *priv = hw->priv;
  2606. IWL_DEBUG_MAC80211(priv, "enter\n");
  2607. if (!priv->is_open) {
  2608. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2609. return;
  2610. }
  2611. priv->is_open = 0;
  2612. if (iwl_is_ready_rf(priv)) {
  2613. /* stop mac, cancel any scan request and clear
  2614. * RXON_FILTER_ASSOC_MSK BIT
  2615. */
  2616. mutex_lock(&priv->mutex);
  2617. iwl_scan_cancel_timeout(priv, 100);
  2618. mutex_unlock(&priv->mutex);
  2619. }
  2620. iwl3945_down(priv);
  2621. flush_workqueue(priv->workqueue);
  2622. /* start polling the killswitch state again */
  2623. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2624. round_jiffies_relative(2 * HZ));
  2625. IWL_DEBUG_MAC80211(priv, "leave\n");
  2626. }
  2627. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2628. {
  2629. struct iwl_priv *priv = hw->priv;
  2630. IWL_DEBUG_MAC80211(priv, "enter\n");
  2631. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2632. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2633. if (iwl3945_tx_skb(priv, skb))
  2634. dev_kfree_skb_any(skb);
  2635. IWL_DEBUG_MAC80211(priv, "leave\n");
  2636. return NETDEV_TX_OK;
  2637. }
  2638. void iwl3945_config_ap(struct iwl_priv *priv)
  2639. {
  2640. int rc = 0;
  2641. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2642. return;
  2643. /* The following should be done only at AP bring up */
  2644. if (!(iwl_is_associated(priv))) {
  2645. /* RXON - unassoc (to set timing command) */
  2646. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2647. iwlcore_commit_rxon(priv);
  2648. /* RXON Timing */
  2649. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2650. iwl_setup_rxon_timing(priv);
  2651. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2652. sizeof(priv->rxon_timing),
  2653. &priv->rxon_timing);
  2654. if (rc)
  2655. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2656. "Attempting to continue.\n");
  2657. /* FIXME: what should be the assoc_id for AP? */
  2658. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2659. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2660. priv->staging_rxon.flags |=
  2661. RXON_FLG_SHORT_PREAMBLE_MSK;
  2662. else
  2663. priv->staging_rxon.flags &=
  2664. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2665. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2666. if (priv->assoc_capability &
  2667. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2668. priv->staging_rxon.flags |=
  2669. RXON_FLG_SHORT_SLOT_MSK;
  2670. else
  2671. priv->staging_rxon.flags &=
  2672. ~RXON_FLG_SHORT_SLOT_MSK;
  2673. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2674. priv->staging_rxon.flags &=
  2675. ~RXON_FLG_SHORT_SLOT_MSK;
  2676. }
  2677. /* restore RXON assoc */
  2678. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2679. iwlcore_commit_rxon(priv);
  2680. iwl_add_station(priv, iwl_bcast_addr, 0, CMD_SYNC, NULL);
  2681. }
  2682. iwl3945_send_beacon_cmd(priv);
  2683. /* FIXME - we need to add code here to detect a totally new
  2684. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2685. * clear sta table, add BCAST sta... */
  2686. }
  2687. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2688. struct ieee80211_vif *vif,
  2689. struct ieee80211_sta *sta,
  2690. struct ieee80211_key_conf *key)
  2691. {
  2692. struct iwl_priv *priv = hw->priv;
  2693. const u8 *addr;
  2694. int ret = 0;
  2695. u8 sta_id = IWL_INVALID_STATION;
  2696. u8 static_key;
  2697. IWL_DEBUG_MAC80211(priv, "enter\n");
  2698. if (iwl3945_mod_params.sw_crypto) {
  2699. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2700. return -EOPNOTSUPP;
  2701. }
  2702. addr = sta ? sta->addr : iwl_bcast_addr;
  2703. static_key = !iwl_is_associated(priv);
  2704. if (!static_key) {
  2705. sta_id = iwl_find_station(priv, addr);
  2706. if (sta_id == IWL_INVALID_STATION) {
  2707. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2708. addr);
  2709. return -EINVAL;
  2710. }
  2711. }
  2712. mutex_lock(&priv->mutex);
  2713. iwl_scan_cancel_timeout(priv, 100);
  2714. mutex_unlock(&priv->mutex);
  2715. switch (cmd) {
  2716. case SET_KEY:
  2717. if (static_key)
  2718. ret = iwl3945_set_static_key(priv, key);
  2719. else
  2720. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2721. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2722. break;
  2723. case DISABLE_KEY:
  2724. if (static_key)
  2725. ret = iwl3945_remove_static_key(priv);
  2726. else
  2727. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2728. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2729. break;
  2730. default:
  2731. ret = -EINVAL;
  2732. }
  2733. IWL_DEBUG_MAC80211(priv, "leave\n");
  2734. return ret;
  2735. }
  2736. /*****************************************************************************
  2737. *
  2738. * sysfs attributes
  2739. *
  2740. *****************************************************************************/
  2741. #ifdef CONFIG_IWLWIFI_DEBUG
  2742. /*
  2743. * The following adds a new attribute to the sysfs representation
  2744. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2745. * used for controlling the debug level.
  2746. *
  2747. * See the level definitions in iwl for details.
  2748. *
  2749. * The debug_level being managed using sysfs below is a per device debug
  2750. * level that is used instead of the global debug level if it (the per
  2751. * device debug level) is set.
  2752. */
  2753. static ssize_t show_debug_level(struct device *d,
  2754. struct device_attribute *attr, char *buf)
  2755. {
  2756. struct iwl_priv *priv = dev_get_drvdata(d);
  2757. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2758. }
  2759. static ssize_t store_debug_level(struct device *d,
  2760. struct device_attribute *attr,
  2761. const char *buf, size_t count)
  2762. {
  2763. struct iwl_priv *priv = dev_get_drvdata(d);
  2764. unsigned long val;
  2765. int ret;
  2766. ret = strict_strtoul(buf, 0, &val);
  2767. if (ret)
  2768. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2769. else {
  2770. priv->debug_level = val;
  2771. if (iwl_alloc_traffic_mem(priv))
  2772. IWL_ERR(priv,
  2773. "Not enough memory to generate traffic log\n");
  2774. }
  2775. return strnlen(buf, count);
  2776. }
  2777. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2778. show_debug_level, store_debug_level);
  2779. #endif /* CONFIG_IWLWIFI_DEBUG */
  2780. static ssize_t show_temperature(struct device *d,
  2781. struct device_attribute *attr, char *buf)
  2782. {
  2783. struct iwl_priv *priv = dev_get_drvdata(d);
  2784. if (!iwl_is_alive(priv))
  2785. return -EAGAIN;
  2786. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2787. }
  2788. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2789. static ssize_t show_tx_power(struct device *d,
  2790. struct device_attribute *attr, char *buf)
  2791. {
  2792. struct iwl_priv *priv = dev_get_drvdata(d);
  2793. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2794. }
  2795. static ssize_t store_tx_power(struct device *d,
  2796. struct device_attribute *attr,
  2797. const char *buf, size_t count)
  2798. {
  2799. struct iwl_priv *priv = dev_get_drvdata(d);
  2800. char *p = (char *)buf;
  2801. u32 val;
  2802. val = simple_strtoul(p, &p, 10);
  2803. if (p == buf)
  2804. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2805. else
  2806. iwl3945_hw_reg_set_txpower(priv, val);
  2807. return count;
  2808. }
  2809. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2810. static ssize_t show_flags(struct device *d,
  2811. struct device_attribute *attr, char *buf)
  2812. {
  2813. struct iwl_priv *priv = dev_get_drvdata(d);
  2814. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2815. }
  2816. static ssize_t store_flags(struct device *d,
  2817. struct device_attribute *attr,
  2818. const char *buf, size_t count)
  2819. {
  2820. struct iwl_priv *priv = dev_get_drvdata(d);
  2821. u32 flags = simple_strtoul(buf, NULL, 0);
  2822. mutex_lock(&priv->mutex);
  2823. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2824. /* Cancel any currently running scans... */
  2825. if (iwl_scan_cancel_timeout(priv, 100))
  2826. IWL_WARN(priv, "Could not cancel scan.\n");
  2827. else {
  2828. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2829. flags);
  2830. priv->staging_rxon.flags = cpu_to_le32(flags);
  2831. iwlcore_commit_rxon(priv);
  2832. }
  2833. }
  2834. mutex_unlock(&priv->mutex);
  2835. return count;
  2836. }
  2837. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2838. static ssize_t show_filter_flags(struct device *d,
  2839. struct device_attribute *attr, char *buf)
  2840. {
  2841. struct iwl_priv *priv = dev_get_drvdata(d);
  2842. return sprintf(buf, "0x%04X\n",
  2843. le32_to_cpu(priv->active_rxon.filter_flags));
  2844. }
  2845. static ssize_t store_filter_flags(struct device *d,
  2846. struct device_attribute *attr,
  2847. const char *buf, size_t count)
  2848. {
  2849. struct iwl_priv *priv = dev_get_drvdata(d);
  2850. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2851. mutex_lock(&priv->mutex);
  2852. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2853. /* Cancel any currently running scans... */
  2854. if (iwl_scan_cancel_timeout(priv, 100))
  2855. IWL_WARN(priv, "Could not cancel scan.\n");
  2856. else {
  2857. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2858. "0x%04X\n", filter_flags);
  2859. priv->staging_rxon.filter_flags =
  2860. cpu_to_le32(filter_flags);
  2861. iwlcore_commit_rxon(priv);
  2862. }
  2863. }
  2864. mutex_unlock(&priv->mutex);
  2865. return count;
  2866. }
  2867. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2868. store_filter_flags);
  2869. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  2870. static ssize_t show_measurement(struct device *d,
  2871. struct device_attribute *attr, char *buf)
  2872. {
  2873. struct iwl_priv *priv = dev_get_drvdata(d);
  2874. struct iwl_spectrum_notification measure_report;
  2875. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2876. u8 *data = (u8 *)&measure_report;
  2877. unsigned long flags;
  2878. spin_lock_irqsave(&priv->lock, flags);
  2879. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  2880. spin_unlock_irqrestore(&priv->lock, flags);
  2881. return 0;
  2882. }
  2883. memcpy(&measure_report, &priv->measure_report, size);
  2884. priv->measurement_status = 0;
  2885. spin_unlock_irqrestore(&priv->lock, flags);
  2886. while (size && (PAGE_SIZE - len)) {
  2887. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2888. PAGE_SIZE - len, 1);
  2889. len = strlen(buf);
  2890. if (PAGE_SIZE - len)
  2891. buf[len++] = '\n';
  2892. ofs += 16;
  2893. size -= min(size, 16U);
  2894. }
  2895. return len;
  2896. }
  2897. static ssize_t store_measurement(struct device *d,
  2898. struct device_attribute *attr,
  2899. const char *buf, size_t count)
  2900. {
  2901. struct iwl_priv *priv = dev_get_drvdata(d);
  2902. struct ieee80211_measurement_params params = {
  2903. .channel = le16_to_cpu(priv->active_rxon.channel),
  2904. .start_time = cpu_to_le64(priv->last_tsf),
  2905. .duration = cpu_to_le16(1),
  2906. };
  2907. u8 type = IWL_MEASURE_BASIC;
  2908. u8 buffer[32];
  2909. u8 channel;
  2910. if (count) {
  2911. char *p = buffer;
  2912. strncpy(buffer, buf, min(sizeof(buffer), count));
  2913. channel = simple_strtoul(p, NULL, 0);
  2914. if (channel)
  2915. params.channel = channel;
  2916. p = buffer;
  2917. while (*p && *p != ' ')
  2918. p++;
  2919. if (*p)
  2920. type = simple_strtoul(p + 1, NULL, 0);
  2921. }
  2922. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  2923. "channel %d (for '%s')\n", type, params.channel, buf);
  2924. iwl3945_get_measurement(priv, &params, type);
  2925. return count;
  2926. }
  2927. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  2928. show_measurement, store_measurement);
  2929. #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
  2930. static ssize_t store_retry_rate(struct device *d,
  2931. struct device_attribute *attr,
  2932. const char *buf, size_t count)
  2933. {
  2934. struct iwl_priv *priv = dev_get_drvdata(d);
  2935. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  2936. if (priv->retry_rate <= 0)
  2937. priv->retry_rate = 1;
  2938. return count;
  2939. }
  2940. static ssize_t show_retry_rate(struct device *d,
  2941. struct device_attribute *attr, char *buf)
  2942. {
  2943. struct iwl_priv *priv = dev_get_drvdata(d);
  2944. return sprintf(buf, "%d", priv->retry_rate);
  2945. }
  2946. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  2947. store_retry_rate);
  2948. static ssize_t show_channels(struct device *d,
  2949. struct device_attribute *attr, char *buf)
  2950. {
  2951. /* all this shit doesn't belong into sysfs anyway */
  2952. return 0;
  2953. }
  2954. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  2955. static ssize_t show_statistics(struct device *d,
  2956. struct device_attribute *attr, char *buf)
  2957. {
  2958. struct iwl_priv *priv = dev_get_drvdata(d);
  2959. u32 size = sizeof(struct iwl3945_notif_statistics);
  2960. u32 len = 0, ofs = 0;
  2961. u8 *data = (u8 *)&priv->statistics_39;
  2962. int rc = 0;
  2963. if (!iwl_is_alive(priv))
  2964. return -EAGAIN;
  2965. mutex_lock(&priv->mutex);
  2966. rc = iwl_send_statistics_request(priv, 0);
  2967. mutex_unlock(&priv->mutex);
  2968. if (rc) {
  2969. len = sprintf(buf,
  2970. "Error sending statistics request: 0x%08X\n", rc);
  2971. return len;
  2972. }
  2973. while (size && (PAGE_SIZE - len)) {
  2974. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2975. PAGE_SIZE - len, 1);
  2976. len = strlen(buf);
  2977. if (PAGE_SIZE - len)
  2978. buf[len++] = '\n';
  2979. ofs += 16;
  2980. size -= min(size, 16U);
  2981. }
  2982. return len;
  2983. }
  2984. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2985. static ssize_t show_antenna(struct device *d,
  2986. struct device_attribute *attr, char *buf)
  2987. {
  2988. struct iwl_priv *priv = dev_get_drvdata(d);
  2989. if (!iwl_is_alive(priv))
  2990. return -EAGAIN;
  2991. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  2992. }
  2993. static ssize_t store_antenna(struct device *d,
  2994. struct device_attribute *attr,
  2995. const char *buf, size_t count)
  2996. {
  2997. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  2998. int ant;
  2999. if (count == 0)
  3000. return 0;
  3001. if (sscanf(buf, "%1i", &ant) != 1) {
  3002. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3003. return count;
  3004. }
  3005. if ((ant >= 0) && (ant <= 2)) {
  3006. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3007. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3008. } else
  3009. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3010. return count;
  3011. }
  3012. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3013. static ssize_t show_status(struct device *d,
  3014. struct device_attribute *attr, char *buf)
  3015. {
  3016. struct iwl_priv *priv = dev_get_drvdata(d);
  3017. if (!iwl_is_alive(priv))
  3018. return -EAGAIN;
  3019. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3020. }
  3021. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3022. static ssize_t dump_error_log(struct device *d,
  3023. struct device_attribute *attr,
  3024. const char *buf, size_t count)
  3025. {
  3026. struct iwl_priv *priv = dev_get_drvdata(d);
  3027. char *p = (char *)buf;
  3028. if (p[0] == '1')
  3029. iwl3945_dump_nic_error_log(priv);
  3030. return strnlen(buf, count);
  3031. }
  3032. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3033. static ssize_t dump_event_log(struct device *d,
  3034. struct device_attribute *attr,
  3035. const char *buf, size_t count)
  3036. {
  3037. struct iwl_priv *priv = dev_get_drvdata(d);
  3038. char *p = (char *)buf;
  3039. if (p[0] == '1')
  3040. iwl3945_dump_nic_event_log(priv);
  3041. return strnlen(buf, count);
  3042. }
  3043. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  3044. /*****************************************************************************
  3045. *
  3046. * driver setup and tear down
  3047. *
  3048. *****************************************************************************/
  3049. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3050. {
  3051. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3052. init_waitqueue_head(&priv->wait_command_queue);
  3053. INIT_WORK(&priv->up, iwl3945_bg_up);
  3054. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3055. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3056. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3057. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3058. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3059. INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
  3060. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3061. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3062. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3063. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3064. iwl3945_hw_setup_deferred_work(priv);
  3065. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3066. iwl3945_irq_tasklet, (unsigned long)priv);
  3067. }
  3068. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3069. {
  3070. iwl3945_hw_cancel_deferred_work(priv);
  3071. cancel_delayed_work_sync(&priv->init_alive_start);
  3072. cancel_delayed_work(&priv->scan_check);
  3073. cancel_delayed_work(&priv->alive_start);
  3074. cancel_work_sync(&priv->beacon_update);
  3075. }
  3076. static struct attribute *iwl3945_sysfs_entries[] = {
  3077. &dev_attr_antenna.attr,
  3078. &dev_attr_channels.attr,
  3079. &dev_attr_dump_errors.attr,
  3080. &dev_attr_dump_events.attr,
  3081. &dev_attr_flags.attr,
  3082. &dev_attr_filter_flags.attr,
  3083. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3084. &dev_attr_measurement.attr,
  3085. #endif
  3086. &dev_attr_retry_rate.attr,
  3087. &dev_attr_statistics.attr,
  3088. &dev_attr_status.attr,
  3089. &dev_attr_temperature.attr,
  3090. &dev_attr_tx_power.attr,
  3091. #ifdef CONFIG_IWLWIFI_DEBUG
  3092. &dev_attr_debug_level.attr,
  3093. #endif
  3094. NULL
  3095. };
  3096. static struct attribute_group iwl3945_attribute_group = {
  3097. .name = NULL, /* put in device directory */
  3098. .attrs = iwl3945_sysfs_entries,
  3099. };
  3100. static struct ieee80211_ops iwl3945_hw_ops = {
  3101. .tx = iwl3945_mac_tx,
  3102. .start = iwl3945_mac_start,
  3103. .stop = iwl3945_mac_stop,
  3104. .add_interface = iwl_mac_add_interface,
  3105. .remove_interface = iwl_mac_remove_interface,
  3106. .config = iwl_mac_config,
  3107. .configure_filter = iwl_configure_filter,
  3108. .set_key = iwl3945_mac_set_key,
  3109. .get_tx_stats = iwl_mac_get_tx_stats,
  3110. .conf_tx = iwl_mac_conf_tx,
  3111. .reset_tsf = iwl_mac_reset_tsf,
  3112. .bss_info_changed = iwl_bss_info_changed,
  3113. .hw_scan = iwl_mac_hw_scan
  3114. };
  3115. static int iwl3945_init_drv(struct iwl_priv *priv)
  3116. {
  3117. int ret;
  3118. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3119. priv->retry_rate = 1;
  3120. priv->ibss_beacon = NULL;
  3121. spin_lock_init(&priv->lock);
  3122. spin_lock_init(&priv->sta_lock);
  3123. spin_lock_init(&priv->hcmd_lock);
  3124. INIT_LIST_HEAD(&priv->free_frames);
  3125. mutex_init(&priv->mutex);
  3126. /* Clear the driver's (not device's) station table */
  3127. iwl_clear_stations_table(priv);
  3128. priv->data_retry_limit = -1;
  3129. priv->ieee_channels = NULL;
  3130. priv->ieee_rates = NULL;
  3131. priv->band = IEEE80211_BAND_2GHZ;
  3132. priv->iw_mode = NL80211_IFTYPE_STATION;
  3133. iwl_reset_qos(priv);
  3134. priv->qos_data.qos_active = 0;
  3135. priv->qos_data.qos_cap.val = 0;
  3136. priv->rates_mask = IWL_RATES_MASK;
  3137. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3138. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3139. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3140. eeprom->version);
  3141. ret = -EINVAL;
  3142. goto err;
  3143. }
  3144. ret = iwl_init_channel_map(priv);
  3145. if (ret) {
  3146. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3147. goto err;
  3148. }
  3149. /* Set up txpower settings in driver for all channels */
  3150. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3151. ret = -EIO;
  3152. goto err_free_channel_map;
  3153. }
  3154. ret = iwlcore_init_geos(priv);
  3155. if (ret) {
  3156. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3157. goto err_free_channel_map;
  3158. }
  3159. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3160. return 0;
  3161. err_free_channel_map:
  3162. iwl_free_channel_map(priv);
  3163. err:
  3164. return ret;
  3165. }
  3166. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3167. {
  3168. int ret;
  3169. struct ieee80211_hw *hw = priv->hw;
  3170. hw->rate_control_algorithm = "iwl-3945-rs";
  3171. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3172. /* Tell mac80211 our characteristics */
  3173. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3174. IEEE80211_HW_NOISE_DBM |
  3175. IEEE80211_HW_SPECTRUM_MGMT |
  3176. IEEE80211_HW_SUPPORTS_PS |
  3177. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  3178. hw->wiphy->interface_modes =
  3179. BIT(NL80211_IFTYPE_STATION) |
  3180. BIT(NL80211_IFTYPE_ADHOC);
  3181. hw->wiphy->custom_regulatory = true;
  3182. /* Firmware does not support this */
  3183. hw->wiphy->disable_beacon_hints = true;
  3184. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3185. /* we create the 802.11 header and a zero-length SSID element */
  3186. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  3187. /* Default value; 4 EDCA QOS priorities */
  3188. hw->queues = 4;
  3189. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3190. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3191. &priv->bands[IEEE80211_BAND_2GHZ];
  3192. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3193. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3194. &priv->bands[IEEE80211_BAND_5GHZ];
  3195. ret = ieee80211_register_hw(priv->hw);
  3196. if (ret) {
  3197. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3198. return ret;
  3199. }
  3200. priv->mac80211_registered = 1;
  3201. return 0;
  3202. }
  3203. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3204. {
  3205. int err = 0;
  3206. struct iwl_priv *priv;
  3207. struct ieee80211_hw *hw;
  3208. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3209. struct iwl3945_eeprom *eeprom;
  3210. unsigned long flags;
  3211. /***********************
  3212. * 1. Allocating HW data
  3213. * ********************/
  3214. /* mac80211 allocates memory for this device instance, including
  3215. * space for this driver's private structure */
  3216. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3217. if (hw == NULL) {
  3218. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3219. err = -ENOMEM;
  3220. goto out;
  3221. }
  3222. priv = hw->priv;
  3223. SET_IEEE80211_DEV(hw, &pdev->dev);
  3224. /*
  3225. * Disabling hardware scan means that mac80211 will perform scans
  3226. * "the hard way", rather than using device's scan.
  3227. */
  3228. if (iwl3945_mod_params.disable_hw_scan) {
  3229. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3230. iwl3945_hw_ops.hw_scan = NULL;
  3231. }
  3232. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3233. priv->cfg = cfg;
  3234. priv->pci_dev = pdev;
  3235. priv->inta_mask = CSR_INI_SET_MASK;
  3236. #ifdef CONFIG_IWLWIFI_DEBUG
  3237. atomic_set(&priv->restrict_refcnt, 0);
  3238. #endif
  3239. if (iwl_alloc_traffic_mem(priv))
  3240. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3241. /***************************
  3242. * 2. Initializing PCI bus
  3243. * *************************/
  3244. if (pci_enable_device(pdev)) {
  3245. err = -ENODEV;
  3246. goto out_ieee80211_free_hw;
  3247. }
  3248. pci_set_master(pdev);
  3249. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3250. if (!err)
  3251. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3252. if (err) {
  3253. IWL_WARN(priv, "No suitable DMA available.\n");
  3254. goto out_pci_disable_device;
  3255. }
  3256. pci_set_drvdata(pdev, priv);
  3257. err = pci_request_regions(pdev, DRV_NAME);
  3258. if (err)
  3259. goto out_pci_disable_device;
  3260. /***********************
  3261. * 3. Read REV Register
  3262. * ********************/
  3263. priv->hw_base = pci_iomap(pdev, 0, 0);
  3264. if (!priv->hw_base) {
  3265. err = -ENODEV;
  3266. goto out_pci_release_regions;
  3267. }
  3268. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3269. (unsigned long long) pci_resource_len(pdev, 0));
  3270. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3271. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3272. * PCI Tx retries from interfering with C3 CPU state */
  3273. pci_write_config_byte(pdev, 0x41, 0x00);
  3274. /* this spin lock will be used in apm_ops.init and EEPROM access
  3275. * we should init now
  3276. */
  3277. spin_lock_init(&priv->reg_lock);
  3278. /* amp init */
  3279. err = priv->cfg->ops->lib->apm_ops.init(priv);
  3280. if (err < 0) {
  3281. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  3282. goto out_iounmap;
  3283. }
  3284. /***********************
  3285. * 4. Read EEPROM
  3286. * ********************/
  3287. /* Read the EEPROM */
  3288. err = iwl_eeprom_init(priv);
  3289. if (err) {
  3290. IWL_ERR(priv, "Unable to init EEPROM\n");
  3291. goto out_iounmap;
  3292. }
  3293. /* MAC Address location in EEPROM same for 3945/4965 */
  3294. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3295. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3296. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3297. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3298. /***********************
  3299. * 5. Setup HW Constants
  3300. * ********************/
  3301. /* Device-specific setup */
  3302. if (iwl3945_hw_set_hw_params(priv)) {
  3303. IWL_ERR(priv, "failed to set hw settings\n");
  3304. goto out_eeprom_free;
  3305. }
  3306. /***********************
  3307. * 6. Setup priv
  3308. * ********************/
  3309. err = iwl3945_init_drv(priv);
  3310. if (err) {
  3311. IWL_ERR(priv, "initializing driver failed\n");
  3312. goto out_unset_hw_params;
  3313. }
  3314. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3315. priv->cfg->name);
  3316. /***********************
  3317. * 7. Setup Services
  3318. * ********************/
  3319. spin_lock_irqsave(&priv->lock, flags);
  3320. iwl_disable_interrupts(priv);
  3321. spin_unlock_irqrestore(&priv->lock, flags);
  3322. pci_enable_msi(priv->pci_dev);
  3323. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3324. IRQF_SHARED, DRV_NAME, priv);
  3325. if (err) {
  3326. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3327. goto out_disable_msi;
  3328. }
  3329. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3330. if (err) {
  3331. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3332. goto out_release_irq;
  3333. }
  3334. iwl_set_rxon_channel(priv,
  3335. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3336. iwl3945_setup_deferred_work(priv);
  3337. iwl3945_setup_rx_handlers(priv);
  3338. /*********************************
  3339. * 8. Setup and Register mac80211
  3340. * *******************************/
  3341. iwl_enable_interrupts(priv);
  3342. err = iwl3945_setup_mac(priv);
  3343. if (err)
  3344. goto out_remove_sysfs;
  3345. err = iwl_dbgfs_register(priv, DRV_NAME);
  3346. if (err)
  3347. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3348. /* Start monitoring the killswitch */
  3349. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  3350. 2 * HZ);
  3351. return 0;
  3352. out_remove_sysfs:
  3353. destroy_workqueue(priv->workqueue);
  3354. priv->workqueue = NULL;
  3355. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3356. out_release_irq:
  3357. free_irq(priv->pci_dev->irq, priv);
  3358. out_disable_msi:
  3359. pci_disable_msi(priv->pci_dev);
  3360. iwlcore_free_geos(priv);
  3361. iwl_free_channel_map(priv);
  3362. out_unset_hw_params:
  3363. iwl3945_unset_hw_params(priv);
  3364. out_eeprom_free:
  3365. iwl_eeprom_free(priv);
  3366. out_iounmap:
  3367. pci_iounmap(pdev, priv->hw_base);
  3368. out_pci_release_regions:
  3369. pci_release_regions(pdev);
  3370. out_pci_disable_device:
  3371. pci_set_drvdata(pdev, NULL);
  3372. pci_disable_device(pdev);
  3373. out_ieee80211_free_hw:
  3374. ieee80211_free_hw(priv->hw);
  3375. iwl_free_traffic_mem(priv);
  3376. out:
  3377. return err;
  3378. }
  3379. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3380. {
  3381. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3382. unsigned long flags;
  3383. if (!priv)
  3384. return;
  3385. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3386. iwl_dbgfs_unregister(priv);
  3387. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3388. if (priv->mac80211_registered) {
  3389. ieee80211_unregister_hw(priv->hw);
  3390. priv->mac80211_registered = 0;
  3391. } else {
  3392. iwl3945_down(priv);
  3393. }
  3394. /* make sure we flush any pending irq or
  3395. * tasklet for the driver
  3396. */
  3397. spin_lock_irqsave(&priv->lock, flags);
  3398. iwl_disable_interrupts(priv);
  3399. spin_unlock_irqrestore(&priv->lock, flags);
  3400. iwl_synchronize_irq(priv);
  3401. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3402. cancel_delayed_work_sync(&priv->rfkill_poll);
  3403. iwl3945_dealloc_ucode_pci(priv);
  3404. if (priv->rxq.bd)
  3405. iwl3945_rx_queue_free(priv, &priv->rxq);
  3406. iwl3945_hw_txq_ctx_free(priv);
  3407. iwl3945_unset_hw_params(priv);
  3408. iwl_clear_stations_table(priv);
  3409. /*netif_stop_queue(dev); */
  3410. flush_workqueue(priv->workqueue);
  3411. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3412. * priv->workqueue... so we can't take down the workqueue
  3413. * until now... */
  3414. destroy_workqueue(priv->workqueue);
  3415. priv->workqueue = NULL;
  3416. iwl_free_traffic_mem(priv);
  3417. free_irq(pdev->irq, priv);
  3418. pci_disable_msi(pdev);
  3419. pci_iounmap(pdev, priv->hw_base);
  3420. pci_release_regions(pdev);
  3421. pci_disable_device(pdev);
  3422. pci_set_drvdata(pdev, NULL);
  3423. iwl_free_channel_map(priv);
  3424. iwlcore_free_geos(priv);
  3425. kfree(priv->scan);
  3426. if (priv->ibss_beacon)
  3427. dev_kfree_skb(priv->ibss_beacon);
  3428. ieee80211_free_hw(priv->hw);
  3429. }
  3430. /*****************************************************************************
  3431. *
  3432. * driver and module entry point
  3433. *
  3434. *****************************************************************************/
  3435. static struct pci_driver iwl3945_driver = {
  3436. .name = DRV_NAME,
  3437. .id_table = iwl3945_hw_card_ids,
  3438. .probe = iwl3945_pci_probe,
  3439. .remove = __devexit_p(iwl3945_pci_remove),
  3440. #ifdef CONFIG_PM
  3441. .suspend = iwl_pci_suspend,
  3442. .resume = iwl_pci_resume,
  3443. #endif
  3444. };
  3445. static int __init iwl3945_init(void)
  3446. {
  3447. int ret;
  3448. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3449. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3450. ret = iwl3945_rate_control_register();
  3451. if (ret) {
  3452. printk(KERN_ERR DRV_NAME
  3453. "Unable to register rate control algorithm: %d\n", ret);
  3454. return ret;
  3455. }
  3456. ret = pci_register_driver(&iwl3945_driver);
  3457. if (ret) {
  3458. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3459. goto error_register;
  3460. }
  3461. return ret;
  3462. error_register:
  3463. iwl3945_rate_control_unregister();
  3464. return ret;
  3465. }
  3466. static void __exit iwl3945_exit(void)
  3467. {
  3468. pci_unregister_driver(&iwl3945_driver);
  3469. iwl3945_rate_control_unregister();
  3470. }
  3471. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3472. module_param_named(antenna, iwl3945_mod_params.antenna, int, 0444);
  3473. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3474. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, 0444);
  3475. MODULE_PARM_DESC(swcrypto,
  3476. "using software crypto (default 1 [software])\n");
  3477. #ifdef CONFIG_IWLWIFI_DEBUG
  3478. module_param_named(debug, iwl_debug_level, uint, 0644);
  3479. MODULE_PARM_DESC(debug, "debug output mask");
  3480. #endif
  3481. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan, int, 0444);
  3482. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3483. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, 0444);
  3484. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3485. module_exit(iwl3945_exit);
  3486. module_init(iwl3945_init);