qeth_core_main.c 150 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007, 2009
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #define KMSG_COMPONENT "qeth"
  11. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  12. #include <linux/module.h>
  13. #include <linux/moduleparam.h>
  14. #include <linux/string.h>
  15. #include <linux/errno.h>
  16. #include <linux/kernel.h>
  17. #include <linux/ip.h>
  18. #include <linux/tcp.h>
  19. #include <linux/mii.h>
  20. #include <linux/kthread.h>
  21. #include <linux/slab.h>
  22. #include <net/iucv/af_iucv.h>
  23. #include <asm/ebcdic.h>
  24. #include <asm/io.h>
  25. #include <asm/sysinfo.h>
  26. #include "qeth_core.h"
  27. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  28. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  29. /* N P A M L V H */
  30. [QETH_DBF_SETUP] = {"qeth_setup",
  31. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  32. [QETH_DBF_MSG] = {"qeth_msg",
  33. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  34. [QETH_DBF_CTRL] = {"qeth_control",
  35. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  36. };
  37. EXPORT_SYMBOL_GPL(qeth_dbf);
  38. struct qeth_card_list_struct qeth_core_card_list;
  39. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  40. struct kmem_cache *qeth_core_header_cache;
  41. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  42. static struct kmem_cache *qeth_qdio_outbuf_cache;
  43. static struct device *qeth_core_root_dev;
  44. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  45. static struct lock_class_key qdio_out_skb_queue_key;
  46. static void qeth_send_control_data_cb(struct qeth_channel *,
  47. struct qeth_cmd_buffer *);
  48. static int qeth_issue_next_read(struct qeth_card *);
  49. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  50. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  51. static void qeth_free_buffer_pool(struct qeth_card *);
  52. static int qeth_qdio_establish(struct qeth_card *);
  53. static void qeth_free_qdio_buffers(struct qeth_card *);
  54. static void qeth_notify_skbs(struct qeth_qdio_out_q *queue,
  55. struct qeth_qdio_out_buffer *buf,
  56. enum iucv_tx_notify notification);
  57. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf);
  58. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  59. struct qeth_qdio_out_buffer *buf,
  60. enum qeth_qdio_buffer_states newbufstate);
  61. static inline const char *qeth_get_cardname(struct qeth_card *card)
  62. {
  63. if (card->info.guestlan) {
  64. switch (card->info.type) {
  65. case QETH_CARD_TYPE_OSD:
  66. return " Guest LAN QDIO";
  67. case QETH_CARD_TYPE_IQD:
  68. return " Guest LAN Hiper";
  69. case QETH_CARD_TYPE_OSM:
  70. return " Guest LAN QDIO - OSM";
  71. case QETH_CARD_TYPE_OSX:
  72. return " Guest LAN QDIO - OSX";
  73. default:
  74. return " unknown";
  75. }
  76. } else {
  77. switch (card->info.type) {
  78. case QETH_CARD_TYPE_OSD:
  79. return " OSD Express";
  80. case QETH_CARD_TYPE_IQD:
  81. return " HiperSockets";
  82. case QETH_CARD_TYPE_OSN:
  83. return " OSN QDIO";
  84. case QETH_CARD_TYPE_OSM:
  85. return " OSM QDIO";
  86. case QETH_CARD_TYPE_OSX:
  87. return " OSX QDIO";
  88. default:
  89. return " unknown";
  90. }
  91. }
  92. return " n/a";
  93. }
  94. /* max length to be returned: 14 */
  95. const char *qeth_get_cardname_short(struct qeth_card *card)
  96. {
  97. if (card->info.guestlan) {
  98. switch (card->info.type) {
  99. case QETH_CARD_TYPE_OSD:
  100. return "GuestLAN QDIO";
  101. case QETH_CARD_TYPE_IQD:
  102. return "GuestLAN Hiper";
  103. case QETH_CARD_TYPE_OSM:
  104. return "GuestLAN OSM";
  105. case QETH_CARD_TYPE_OSX:
  106. return "GuestLAN OSX";
  107. default:
  108. return "unknown";
  109. }
  110. } else {
  111. switch (card->info.type) {
  112. case QETH_CARD_TYPE_OSD:
  113. switch (card->info.link_type) {
  114. case QETH_LINK_TYPE_FAST_ETH:
  115. return "OSD_100";
  116. case QETH_LINK_TYPE_HSTR:
  117. return "HSTR";
  118. case QETH_LINK_TYPE_GBIT_ETH:
  119. return "OSD_1000";
  120. case QETH_LINK_TYPE_10GBIT_ETH:
  121. return "OSD_10GIG";
  122. case QETH_LINK_TYPE_LANE_ETH100:
  123. return "OSD_FE_LANE";
  124. case QETH_LINK_TYPE_LANE_TR:
  125. return "OSD_TR_LANE";
  126. case QETH_LINK_TYPE_LANE_ETH1000:
  127. return "OSD_GbE_LANE";
  128. case QETH_LINK_TYPE_LANE:
  129. return "OSD_ATM_LANE";
  130. default:
  131. return "OSD_Express";
  132. }
  133. case QETH_CARD_TYPE_IQD:
  134. return "HiperSockets";
  135. case QETH_CARD_TYPE_OSN:
  136. return "OSN";
  137. case QETH_CARD_TYPE_OSM:
  138. return "OSM_1000";
  139. case QETH_CARD_TYPE_OSX:
  140. return "OSX_10GIG";
  141. default:
  142. return "unknown";
  143. }
  144. }
  145. return "n/a";
  146. }
  147. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  148. int clear_start_mask)
  149. {
  150. unsigned long flags;
  151. spin_lock_irqsave(&card->thread_mask_lock, flags);
  152. card->thread_allowed_mask = threads;
  153. if (clear_start_mask)
  154. card->thread_start_mask &= threads;
  155. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  156. wake_up(&card->wait_q);
  157. }
  158. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  159. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  160. {
  161. unsigned long flags;
  162. int rc = 0;
  163. spin_lock_irqsave(&card->thread_mask_lock, flags);
  164. rc = (card->thread_running_mask & threads);
  165. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  166. return rc;
  167. }
  168. EXPORT_SYMBOL_GPL(qeth_threads_running);
  169. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  170. {
  171. return wait_event_interruptible(card->wait_q,
  172. qeth_threads_running(card, threads) == 0);
  173. }
  174. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  175. void qeth_clear_working_pool_list(struct qeth_card *card)
  176. {
  177. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  178. QETH_CARD_TEXT(card, 5, "clwrklst");
  179. list_for_each_entry_safe(pool_entry, tmp,
  180. &card->qdio.in_buf_pool.entry_list, list){
  181. list_del(&pool_entry->list);
  182. }
  183. }
  184. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  185. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  186. {
  187. struct qeth_buffer_pool_entry *pool_entry;
  188. void *ptr;
  189. int i, j;
  190. QETH_CARD_TEXT(card, 5, "alocpool");
  191. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  192. pool_entry = kzalloc(sizeof(*pool_entry), GFP_KERNEL);
  193. if (!pool_entry) {
  194. qeth_free_buffer_pool(card);
  195. return -ENOMEM;
  196. }
  197. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  198. ptr = (void *) __get_free_page(GFP_KERNEL);
  199. if (!ptr) {
  200. while (j > 0)
  201. free_page((unsigned long)
  202. pool_entry->elements[--j]);
  203. kfree(pool_entry);
  204. qeth_free_buffer_pool(card);
  205. return -ENOMEM;
  206. }
  207. pool_entry->elements[j] = ptr;
  208. }
  209. list_add(&pool_entry->init_list,
  210. &card->qdio.init_pool.entry_list);
  211. }
  212. return 0;
  213. }
  214. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  215. {
  216. QETH_CARD_TEXT(card, 2, "realcbp");
  217. if ((card->state != CARD_STATE_DOWN) &&
  218. (card->state != CARD_STATE_RECOVER))
  219. return -EPERM;
  220. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  221. qeth_clear_working_pool_list(card);
  222. qeth_free_buffer_pool(card);
  223. card->qdio.in_buf_pool.buf_count = bufcnt;
  224. card->qdio.init_pool.buf_count = bufcnt;
  225. return qeth_alloc_buffer_pool(card);
  226. }
  227. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  228. static inline int qeth_cq_init(struct qeth_card *card)
  229. {
  230. int rc;
  231. if (card->options.cq == QETH_CQ_ENABLED) {
  232. QETH_DBF_TEXT(SETUP, 2, "cqinit");
  233. memset(card->qdio.c_q->qdio_bufs, 0,
  234. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  235. card->qdio.c_q->next_buf_to_init = 127;
  236. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT,
  237. card->qdio.no_in_queues - 1, 0,
  238. 127);
  239. if (rc) {
  240. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  241. goto out;
  242. }
  243. }
  244. rc = 0;
  245. out:
  246. return rc;
  247. }
  248. static inline int qeth_alloc_cq(struct qeth_card *card)
  249. {
  250. int rc;
  251. if (card->options.cq == QETH_CQ_ENABLED) {
  252. int i;
  253. struct qdio_outbuf_state *outbuf_states;
  254. QETH_DBF_TEXT(SETUP, 2, "cqon");
  255. card->qdio.c_q = kzalloc(sizeof(struct qeth_qdio_q),
  256. GFP_KERNEL);
  257. if (!card->qdio.c_q) {
  258. rc = -1;
  259. goto kmsg_out;
  260. }
  261. QETH_DBF_HEX(SETUP, 2, &card->qdio.c_q, sizeof(void *));
  262. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  263. card->qdio.c_q->bufs[i].buffer =
  264. &card->qdio.c_q->qdio_bufs[i];
  265. }
  266. card->qdio.no_in_queues = 2;
  267. card->qdio.out_bufstates = (struct qdio_outbuf_state *)
  268. kzalloc(card->qdio.no_out_queues *
  269. QDIO_MAX_BUFFERS_PER_Q *
  270. sizeof(struct qdio_outbuf_state), GFP_KERNEL);
  271. outbuf_states = card->qdio.out_bufstates;
  272. if (outbuf_states == NULL) {
  273. rc = -1;
  274. goto free_cq_out;
  275. }
  276. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  277. card->qdio.out_qs[i]->bufstates = outbuf_states;
  278. outbuf_states += QDIO_MAX_BUFFERS_PER_Q;
  279. }
  280. } else {
  281. QETH_DBF_TEXT(SETUP, 2, "nocq");
  282. card->qdio.c_q = NULL;
  283. card->qdio.no_in_queues = 1;
  284. }
  285. QETH_DBF_TEXT_(SETUP, 2, "iqc%d", card->qdio.no_in_queues);
  286. rc = 0;
  287. out:
  288. return rc;
  289. free_cq_out:
  290. kfree(card->qdio.c_q);
  291. card->qdio.c_q = NULL;
  292. kmsg_out:
  293. dev_err(&card->gdev->dev, "Failed to create completion queue\n");
  294. goto out;
  295. }
  296. static inline void qeth_free_cq(struct qeth_card *card)
  297. {
  298. if (card->qdio.c_q) {
  299. --card->qdio.no_in_queues;
  300. kfree(card->qdio.c_q);
  301. card->qdio.c_q = NULL;
  302. }
  303. kfree(card->qdio.out_bufstates);
  304. card->qdio.out_bufstates = NULL;
  305. }
  306. static inline enum iucv_tx_notify qeth_compute_cq_notification(int sbalf15,
  307. int delayed) {
  308. enum iucv_tx_notify n;
  309. switch (sbalf15) {
  310. case 0:
  311. n = delayed ? TX_NOTIFY_DELAYED_OK : TX_NOTIFY_OK;
  312. break;
  313. case 4:
  314. case 16:
  315. case 17:
  316. case 18:
  317. n = delayed ? TX_NOTIFY_DELAYED_UNREACHABLE :
  318. TX_NOTIFY_UNREACHABLE;
  319. break;
  320. default:
  321. n = delayed ? TX_NOTIFY_DELAYED_GENERALERROR :
  322. TX_NOTIFY_GENERALERROR;
  323. break;
  324. }
  325. return n;
  326. }
  327. static inline void qeth_cleanup_handled_pending(struct qeth_qdio_out_q *q,
  328. int bidx, int forced_cleanup)
  329. {
  330. if (q->bufs[bidx]->next_pending != NULL) {
  331. struct qeth_qdio_out_buffer *head = q->bufs[bidx];
  332. struct qeth_qdio_out_buffer *c = q->bufs[bidx]->next_pending;
  333. while (c) {
  334. if (forced_cleanup ||
  335. atomic_read(&c->state) ==
  336. QETH_QDIO_BUF_HANDLED_DELAYED) {
  337. struct qeth_qdio_out_buffer *f = c;
  338. QETH_CARD_TEXT(f->q->card, 5, "fp");
  339. QETH_CARD_TEXT_(f->q->card, 5, "%lx", (long) f);
  340. /* release here to avoid interleaving between
  341. outbound tasklet and inbound tasklet
  342. regarding notifications and lifecycle */
  343. qeth_release_skbs(c);
  344. c = f->next_pending;
  345. BUG_ON(head->next_pending != f);
  346. head->next_pending = c;
  347. kmem_cache_free(qeth_qdio_outbuf_cache, f);
  348. } else {
  349. head = c;
  350. c = c->next_pending;
  351. }
  352. }
  353. }
  354. }
  355. static inline void qeth_qdio_handle_aob(struct qeth_card *card,
  356. unsigned long phys_aob_addr) {
  357. struct qaob *aob;
  358. struct qeth_qdio_out_buffer *buffer;
  359. enum iucv_tx_notify notification;
  360. aob = (struct qaob *) phys_to_virt(phys_aob_addr);
  361. QETH_CARD_TEXT(card, 5, "haob");
  362. QETH_CARD_TEXT_(card, 5, "%lx", phys_aob_addr);
  363. buffer = (struct qeth_qdio_out_buffer *) aob->user1;
  364. QETH_CARD_TEXT_(card, 5, "%lx", aob->user1);
  365. BUG_ON(buffer == NULL);
  366. if (atomic_cmpxchg(&buffer->state, QETH_QDIO_BUF_PRIMED,
  367. QETH_QDIO_BUF_IN_CQ) == QETH_QDIO_BUF_PRIMED) {
  368. notification = TX_NOTIFY_OK;
  369. } else {
  370. BUG_ON(atomic_read(&buffer->state) != QETH_QDIO_BUF_PENDING);
  371. atomic_set(&buffer->state, QETH_QDIO_BUF_IN_CQ);
  372. notification = TX_NOTIFY_DELAYED_OK;
  373. }
  374. if (aob->aorc != 0) {
  375. QETH_CARD_TEXT_(card, 2, "aorc%02X", aob->aorc);
  376. notification = qeth_compute_cq_notification(aob->aorc, 1);
  377. }
  378. qeth_notify_skbs(buffer->q, buffer, notification);
  379. buffer->aob = NULL;
  380. qeth_clear_output_buffer(buffer->q, buffer,
  381. QETH_QDIO_BUF_HANDLED_DELAYED);
  382. /* from here on: do not touch buffer anymore */
  383. qdio_release_aob(aob);
  384. }
  385. static inline int qeth_is_cq(struct qeth_card *card, unsigned int queue)
  386. {
  387. return card->options.cq == QETH_CQ_ENABLED &&
  388. card->qdio.c_q != NULL &&
  389. queue != 0 &&
  390. queue == card->qdio.no_in_queues - 1;
  391. }
  392. static int qeth_issue_next_read(struct qeth_card *card)
  393. {
  394. int rc;
  395. struct qeth_cmd_buffer *iob;
  396. QETH_CARD_TEXT(card, 5, "issnxrd");
  397. if (card->read.state != CH_STATE_UP)
  398. return -EIO;
  399. iob = qeth_get_buffer(&card->read);
  400. if (!iob) {
  401. dev_warn(&card->gdev->dev, "The qeth device driver "
  402. "failed to recover an error on the device\n");
  403. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  404. "available\n", dev_name(&card->gdev->dev));
  405. return -ENOMEM;
  406. }
  407. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  408. QETH_CARD_TEXT(card, 6, "noirqpnd");
  409. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  410. (addr_t) iob, 0, 0);
  411. if (rc) {
  412. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  413. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  414. atomic_set(&card->read.irq_pending, 0);
  415. card->read_or_write_problem = 1;
  416. qeth_schedule_recovery(card);
  417. wake_up(&card->wait_q);
  418. }
  419. return rc;
  420. }
  421. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  422. {
  423. struct qeth_reply *reply;
  424. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  425. if (reply) {
  426. atomic_set(&reply->refcnt, 1);
  427. atomic_set(&reply->received, 0);
  428. reply->card = card;
  429. };
  430. return reply;
  431. }
  432. static void qeth_get_reply(struct qeth_reply *reply)
  433. {
  434. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  435. atomic_inc(&reply->refcnt);
  436. }
  437. static void qeth_put_reply(struct qeth_reply *reply)
  438. {
  439. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  440. if (atomic_dec_and_test(&reply->refcnt))
  441. kfree(reply);
  442. }
  443. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  444. struct qeth_card *card)
  445. {
  446. char *ipa_name;
  447. int com = cmd->hdr.command;
  448. ipa_name = qeth_get_ipa_cmd_name(com);
  449. if (rc)
  450. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
  451. "x%X \"%s\"\n",
  452. ipa_name, com, dev_name(&card->gdev->dev),
  453. QETH_CARD_IFNAME(card), rc,
  454. qeth_get_ipa_msg(rc));
  455. else
  456. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
  457. ipa_name, com, dev_name(&card->gdev->dev),
  458. QETH_CARD_IFNAME(card));
  459. }
  460. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  461. struct qeth_cmd_buffer *iob)
  462. {
  463. struct qeth_ipa_cmd *cmd = NULL;
  464. QETH_CARD_TEXT(card, 5, "chkipad");
  465. if (IS_IPA(iob->data)) {
  466. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  467. if (IS_IPA_REPLY(cmd)) {
  468. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  469. cmd->hdr.command != IPA_CMD_DELCCID &&
  470. cmd->hdr.command != IPA_CMD_MODCCID &&
  471. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  472. qeth_issue_ipa_msg(cmd,
  473. cmd->hdr.return_code, card);
  474. return cmd;
  475. } else {
  476. switch (cmd->hdr.command) {
  477. case IPA_CMD_STOPLAN:
  478. dev_warn(&card->gdev->dev,
  479. "The link for interface %s on CHPID"
  480. " 0x%X failed\n",
  481. QETH_CARD_IFNAME(card),
  482. card->info.chpid);
  483. card->lan_online = 0;
  484. if (card->dev && netif_carrier_ok(card->dev))
  485. netif_carrier_off(card->dev);
  486. return NULL;
  487. case IPA_CMD_STARTLAN:
  488. dev_info(&card->gdev->dev,
  489. "The link for %s on CHPID 0x%X has"
  490. " been restored\n",
  491. QETH_CARD_IFNAME(card),
  492. card->info.chpid);
  493. netif_carrier_on(card->dev);
  494. card->lan_online = 1;
  495. if (card->info.hwtrap)
  496. card->info.hwtrap = 2;
  497. qeth_schedule_recovery(card);
  498. return NULL;
  499. case IPA_CMD_MODCCID:
  500. return cmd;
  501. case IPA_CMD_REGISTER_LOCAL_ADDR:
  502. QETH_CARD_TEXT(card, 3, "irla");
  503. break;
  504. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  505. QETH_CARD_TEXT(card, 3, "urla");
  506. break;
  507. default:
  508. QETH_DBF_MESSAGE(2, "Received data is IPA "
  509. "but not a reply!\n");
  510. break;
  511. }
  512. }
  513. }
  514. return cmd;
  515. }
  516. void qeth_clear_ipacmd_list(struct qeth_card *card)
  517. {
  518. struct qeth_reply *reply, *r;
  519. unsigned long flags;
  520. QETH_CARD_TEXT(card, 4, "clipalst");
  521. spin_lock_irqsave(&card->lock, flags);
  522. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  523. qeth_get_reply(reply);
  524. reply->rc = -EIO;
  525. atomic_inc(&reply->received);
  526. list_del_init(&reply->list);
  527. wake_up(&reply->wait_q);
  528. qeth_put_reply(reply);
  529. }
  530. spin_unlock_irqrestore(&card->lock, flags);
  531. atomic_set(&card->write.irq_pending, 0);
  532. }
  533. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  534. static int qeth_check_idx_response(struct qeth_card *card,
  535. unsigned char *buffer)
  536. {
  537. if (!buffer)
  538. return 0;
  539. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  540. if ((buffer[2] & 0xc0) == 0xc0) {
  541. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  542. "with cause code 0x%02x%s\n",
  543. buffer[4],
  544. ((buffer[4] == 0x22) ?
  545. " -- try another portname" : ""));
  546. QETH_CARD_TEXT(card, 2, "ckidxres");
  547. QETH_CARD_TEXT(card, 2, " idxterm");
  548. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  549. if (buffer[4] == 0xf6) {
  550. dev_err(&card->gdev->dev,
  551. "The qeth device is not configured "
  552. "for the OSI layer required by z/VM\n");
  553. return -EPERM;
  554. }
  555. return -EIO;
  556. }
  557. return 0;
  558. }
  559. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  560. __u32 len)
  561. {
  562. struct qeth_card *card;
  563. card = CARD_FROM_CDEV(channel->ccwdev);
  564. QETH_CARD_TEXT(card, 4, "setupccw");
  565. if (channel == &card->read)
  566. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  567. else
  568. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  569. channel->ccw.count = len;
  570. channel->ccw.cda = (__u32) __pa(iob);
  571. }
  572. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  573. {
  574. __u8 index;
  575. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  576. index = channel->io_buf_no;
  577. do {
  578. if (channel->iob[index].state == BUF_STATE_FREE) {
  579. channel->iob[index].state = BUF_STATE_LOCKED;
  580. channel->io_buf_no = (channel->io_buf_no + 1) %
  581. QETH_CMD_BUFFER_NO;
  582. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  583. return channel->iob + index;
  584. }
  585. index = (index + 1) % QETH_CMD_BUFFER_NO;
  586. } while (index != channel->io_buf_no);
  587. return NULL;
  588. }
  589. void qeth_release_buffer(struct qeth_channel *channel,
  590. struct qeth_cmd_buffer *iob)
  591. {
  592. unsigned long flags;
  593. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  594. spin_lock_irqsave(&channel->iob_lock, flags);
  595. memset(iob->data, 0, QETH_BUFSIZE);
  596. iob->state = BUF_STATE_FREE;
  597. iob->callback = qeth_send_control_data_cb;
  598. iob->rc = 0;
  599. spin_unlock_irqrestore(&channel->iob_lock, flags);
  600. }
  601. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  602. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  603. {
  604. struct qeth_cmd_buffer *buffer = NULL;
  605. unsigned long flags;
  606. spin_lock_irqsave(&channel->iob_lock, flags);
  607. buffer = __qeth_get_buffer(channel);
  608. spin_unlock_irqrestore(&channel->iob_lock, flags);
  609. return buffer;
  610. }
  611. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  612. {
  613. struct qeth_cmd_buffer *buffer;
  614. wait_event(channel->wait_q,
  615. ((buffer = qeth_get_buffer(channel)) != NULL));
  616. return buffer;
  617. }
  618. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  619. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  620. {
  621. int cnt;
  622. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  623. qeth_release_buffer(channel, &channel->iob[cnt]);
  624. channel->buf_no = 0;
  625. channel->io_buf_no = 0;
  626. }
  627. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  628. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  629. struct qeth_cmd_buffer *iob)
  630. {
  631. struct qeth_card *card;
  632. struct qeth_reply *reply, *r;
  633. struct qeth_ipa_cmd *cmd;
  634. unsigned long flags;
  635. int keep_reply;
  636. int rc = 0;
  637. card = CARD_FROM_CDEV(channel->ccwdev);
  638. QETH_CARD_TEXT(card, 4, "sndctlcb");
  639. rc = qeth_check_idx_response(card, iob->data);
  640. switch (rc) {
  641. case 0:
  642. break;
  643. case -EIO:
  644. qeth_clear_ipacmd_list(card);
  645. qeth_schedule_recovery(card);
  646. /* fall through */
  647. default:
  648. goto out;
  649. }
  650. cmd = qeth_check_ipa_data(card, iob);
  651. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  652. goto out;
  653. /*in case of OSN : check if cmd is set */
  654. if (card->info.type == QETH_CARD_TYPE_OSN &&
  655. cmd &&
  656. cmd->hdr.command != IPA_CMD_STARTLAN &&
  657. card->osn_info.assist_cb != NULL) {
  658. card->osn_info.assist_cb(card->dev, cmd);
  659. goto out;
  660. }
  661. spin_lock_irqsave(&card->lock, flags);
  662. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  663. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  664. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  665. qeth_get_reply(reply);
  666. list_del_init(&reply->list);
  667. spin_unlock_irqrestore(&card->lock, flags);
  668. keep_reply = 0;
  669. if (reply->callback != NULL) {
  670. if (cmd) {
  671. reply->offset = (__u16)((char *)cmd -
  672. (char *)iob->data);
  673. keep_reply = reply->callback(card,
  674. reply,
  675. (unsigned long)cmd);
  676. } else
  677. keep_reply = reply->callback(card,
  678. reply,
  679. (unsigned long)iob);
  680. }
  681. if (cmd)
  682. reply->rc = (u16) cmd->hdr.return_code;
  683. else if (iob->rc)
  684. reply->rc = iob->rc;
  685. if (keep_reply) {
  686. spin_lock_irqsave(&card->lock, flags);
  687. list_add_tail(&reply->list,
  688. &card->cmd_waiter_list);
  689. spin_unlock_irqrestore(&card->lock, flags);
  690. } else {
  691. atomic_inc(&reply->received);
  692. wake_up(&reply->wait_q);
  693. }
  694. qeth_put_reply(reply);
  695. goto out;
  696. }
  697. }
  698. spin_unlock_irqrestore(&card->lock, flags);
  699. out:
  700. memcpy(&card->seqno.pdu_hdr_ack,
  701. QETH_PDU_HEADER_SEQ_NO(iob->data),
  702. QETH_SEQ_NO_LENGTH);
  703. qeth_release_buffer(channel, iob);
  704. }
  705. static int qeth_setup_channel(struct qeth_channel *channel)
  706. {
  707. int cnt;
  708. QETH_DBF_TEXT(SETUP, 2, "setupch");
  709. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  710. channel->iob[cnt].data =
  711. kzalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  712. if (channel->iob[cnt].data == NULL)
  713. break;
  714. channel->iob[cnt].state = BUF_STATE_FREE;
  715. channel->iob[cnt].channel = channel;
  716. channel->iob[cnt].callback = qeth_send_control_data_cb;
  717. channel->iob[cnt].rc = 0;
  718. }
  719. if (cnt < QETH_CMD_BUFFER_NO) {
  720. while (cnt-- > 0)
  721. kfree(channel->iob[cnt].data);
  722. return -ENOMEM;
  723. }
  724. channel->buf_no = 0;
  725. channel->io_buf_no = 0;
  726. atomic_set(&channel->irq_pending, 0);
  727. spin_lock_init(&channel->iob_lock);
  728. init_waitqueue_head(&channel->wait_q);
  729. return 0;
  730. }
  731. static int qeth_set_thread_start_bit(struct qeth_card *card,
  732. unsigned long thread)
  733. {
  734. unsigned long flags;
  735. spin_lock_irqsave(&card->thread_mask_lock, flags);
  736. if (!(card->thread_allowed_mask & thread) ||
  737. (card->thread_start_mask & thread)) {
  738. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  739. return -EPERM;
  740. }
  741. card->thread_start_mask |= thread;
  742. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  743. return 0;
  744. }
  745. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  746. {
  747. unsigned long flags;
  748. spin_lock_irqsave(&card->thread_mask_lock, flags);
  749. card->thread_start_mask &= ~thread;
  750. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  751. wake_up(&card->wait_q);
  752. }
  753. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  754. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  755. {
  756. unsigned long flags;
  757. spin_lock_irqsave(&card->thread_mask_lock, flags);
  758. card->thread_running_mask &= ~thread;
  759. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  760. wake_up(&card->wait_q);
  761. }
  762. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  763. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  764. {
  765. unsigned long flags;
  766. int rc = 0;
  767. spin_lock_irqsave(&card->thread_mask_lock, flags);
  768. if (card->thread_start_mask & thread) {
  769. if ((card->thread_allowed_mask & thread) &&
  770. !(card->thread_running_mask & thread)) {
  771. rc = 1;
  772. card->thread_start_mask &= ~thread;
  773. card->thread_running_mask |= thread;
  774. } else
  775. rc = -EPERM;
  776. }
  777. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  778. return rc;
  779. }
  780. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  781. {
  782. int rc = 0;
  783. wait_event(card->wait_q,
  784. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  785. return rc;
  786. }
  787. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  788. void qeth_schedule_recovery(struct qeth_card *card)
  789. {
  790. QETH_CARD_TEXT(card, 2, "startrec");
  791. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  792. schedule_work(&card->kernel_thread_starter);
  793. }
  794. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  795. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  796. {
  797. int dstat, cstat;
  798. char *sense;
  799. struct qeth_card *card;
  800. sense = (char *) irb->ecw;
  801. cstat = irb->scsw.cmd.cstat;
  802. dstat = irb->scsw.cmd.dstat;
  803. card = CARD_FROM_CDEV(cdev);
  804. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  805. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  806. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  807. QETH_CARD_TEXT(card, 2, "CGENCHK");
  808. dev_warn(&cdev->dev, "The qeth device driver "
  809. "failed to recover an error on the device\n");
  810. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  811. dev_name(&cdev->dev), dstat, cstat);
  812. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  813. 16, 1, irb, 64, 1);
  814. return 1;
  815. }
  816. if (dstat & DEV_STAT_UNIT_CHECK) {
  817. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  818. SENSE_RESETTING_EVENT_FLAG) {
  819. QETH_CARD_TEXT(card, 2, "REVIND");
  820. return 1;
  821. }
  822. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  823. SENSE_COMMAND_REJECT_FLAG) {
  824. QETH_CARD_TEXT(card, 2, "CMDREJi");
  825. return 1;
  826. }
  827. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  828. QETH_CARD_TEXT(card, 2, "AFFE");
  829. return 1;
  830. }
  831. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  832. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  833. return 0;
  834. }
  835. QETH_CARD_TEXT(card, 2, "DGENCHK");
  836. return 1;
  837. }
  838. return 0;
  839. }
  840. static long __qeth_check_irb_error(struct ccw_device *cdev,
  841. unsigned long intparm, struct irb *irb)
  842. {
  843. struct qeth_card *card;
  844. card = CARD_FROM_CDEV(cdev);
  845. if (!IS_ERR(irb))
  846. return 0;
  847. switch (PTR_ERR(irb)) {
  848. case -EIO:
  849. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  850. dev_name(&cdev->dev));
  851. QETH_CARD_TEXT(card, 2, "ckirberr");
  852. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  853. break;
  854. case -ETIMEDOUT:
  855. dev_warn(&cdev->dev, "A hardware operation timed out"
  856. " on the device\n");
  857. QETH_CARD_TEXT(card, 2, "ckirberr");
  858. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  859. if (intparm == QETH_RCD_PARM) {
  860. if (card && (card->data.ccwdev == cdev)) {
  861. card->data.state = CH_STATE_DOWN;
  862. wake_up(&card->wait_q);
  863. }
  864. }
  865. break;
  866. default:
  867. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  868. dev_name(&cdev->dev), PTR_ERR(irb));
  869. QETH_CARD_TEXT(card, 2, "ckirberr");
  870. QETH_CARD_TEXT(card, 2, " rc???");
  871. }
  872. return PTR_ERR(irb);
  873. }
  874. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  875. struct irb *irb)
  876. {
  877. int rc;
  878. int cstat, dstat;
  879. struct qeth_cmd_buffer *buffer;
  880. struct qeth_channel *channel;
  881. struct qeth_card *card;
  882. struct qeth_cmd_buffer *iob;
  883. __u8 index;
  884. if (__qeth_check_irb_error(cdev, intparm, irb))
  885. return;
  886. cstat = irb->scsw.cmd.cstat;
  887. dstat = irb->scsw.cmd.dstat;
  888. card = CARD_FROM_CDEV(cdev);
  889. if (!card)
  890. return;
  891. QETH_CARD_TEXT(card, 5, "irq");
  892. if (card->read.ccwdev == cdev) {
  893. channel = &card->read;
  894. QETH_CARD_TEXT(card, 5, "read");
  895. } else if (card->write.ccwdev == cdev) {
  896. channel = &card->write;
  897. QETH_CARD_TEXT(card, 5, "write");
  898. } else {
  899. channel = &card->data;
  900. QETH_CARD_TEXT(card, 5, "data");
  901. }
  902. atomic_set(&channel->irq_pending, 0);
  903. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  904. channel->state = CH_STATE_STOPPED;
  905. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  906. channel->state = CH_STATE_HALTED;
  907. /*let's wake up immediately on data channel*/
  908. if ((channel == &card->data) && (intparm != 0) &&
  909. (intparm != QETH_RCD_PARM))
  910. goto out;
  911. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  912. QETH_CARD_TEXT(card, 6, "clrchpar");
  913. /* we don't have to handle this further */
  914. intparm = 0;
  915. }
  916. if (intparm == QETH_HALT_CHANNEL_PARM) {
  917. QETH_CARD_TEXT(card, 6, "hltchpar");
  918. /* we don't have to handle this further */
  919. intparm = 0;
  920. }
  921. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  922. (dstat & DEV_STAT_UNIT_CHECK) ||
  923. (cstat)) {
  924. if (irb->esw.esw0.erw.cons) {
  925. dev_warn(&channel->ccwdev->dev,
  926. "The qeth device driver failed to recover "
  927. "an error on the device\n");
  928. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  929. "0x%X dstat 0x%X\n",
  930. dev_name(&channel->ccwdev->dev), cstat, dstat);
  931. print_hex_dump(KERN_WARNING, "qeth: irb ",
  932. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  933. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  934. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  935. }
  936. if (intparm == QETH_RCD_PARM) {
  937. channel->state = CH_STATE_DOWN;
  938. goto out;
  939. }
  940. rc = qeth_get_problem(cdev, irb);
  941. if (rc) {
  942. qeth_clear_ipacmd_list(card);
  943. qeth_schedule_recovery(card);
  944. goto out;
  945. }
  946. }
  947. if (intparm == QETH_RCD_PARM) {
  948. channel->state = CH_STATE_RCD_DONE;
  949. goto out;
  950. }
  951. if (intparm) {
  952. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  953. buffer->state = BUF_STATE_PROCESSED;
  954. }
  955. if (channel == &card->data)
  956. return;
  957. if (channel == &card->read &&
  958. channel->state == CH_STATE_UP)
  959. qeth_issue_next_read(card);
  960. iob = channel->iob;
  961. index = channel->buf_no;
  962. while (iob[index].state == BUF_STATE_PROCESSED) {
  963. if (iob[index].callback != NULL)
  964. iob[index].callback(channel, iob + index);
  965. index = (index + 1) % QETH_CMD_BUFFER_NO;
  966. }
  967. channel->buf_no = index;
  968. out:
  969. wake_up(&card->wait_q);
  970. return;
  971. }
  972. static void qeth_notify_skbs(struct qeth_qdio_out_q *q,
  973. struct qeth_qdio_out_buffer *buf,
  974. enum iucv_tx_notify notification)
  975. {
  976. struct sk_buff *skb;
  977. if (skb_queue_empty(&buf->skb_list))
  978. goto out;
  979. skb = skb_peek(&buf->skb_list);
  980. while (skb) {
  981. QETH_CARD_TEXT_(q->card, 5, "skbn%d", notification);
  982. QETH_CARD_TEXT_(q->card, 5, "%lx", (long) skb);
  983. if (skb->protocol == ETH_P_AF_IUCV) {
  984. if (skb->sk) {
  985. struct iucv_sock *iucv = iucv_sk(skb->sk);
  986. iucv->sk_txnotify(skb, notification);
  987. }
  988. }
  989. if (skb_queue_is_last(&buf->skb_list, skb))
  990. skb = NULL;
  991. else
  992. skb = skb_queue_next(&buf->skb_list, skb);
  993. }
  994. out:
  995. return;
  996. }
  997. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf)
  998. {
  999. struct sk_buff *skb;
  1000. skb = skb_dequeue(&buf->skb_list);
  1001. while (skb) {
  1002. QETH_CARD_TEXT(buf->q->card, 5, "skbr");
  1003. QETH_CARD_TEXT_(buf->q->card, 5, "%lx", (long) skb);
  1004. atomic_dec(&skb->users);
  1005. dev_kfree_skb_any(skb);
  1006. skb = skb_dequeue(&buf->skb_list);
  1007. }
  1008. }
  1009. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  1010. struct qeth_qdio_out_buffer *buf,
  1011. enum qeth_qdio_buffer_states newbufstate)
  1012. {
  1013. int i;
  1014. /* is PCI flag set on buffer? */
  1015. if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
  1016. atomic_dec(&queue->set_pci_flags_count);
  1017. if (newbufstate == QETH_QDIO_BUF_EMPTY) {
  1018. qeth_release_skbs(buf);
  1019. }
  1020. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  1021. if (buf->buffer->element[i].addr && buf->is_header[i])
  1022. kmem_cache_free(qeth_core_header_cache,
  1023. buf->buffer->element[i].addr);
  1024. buf->is_header[i] = 0;
  1025. buf->buffer->element[i].length = 0;
  1026. buf->buffer->element[i].addr = NULL;
  1027. buf->buffer->element[i].eflags = 0;
  1028. buf->buffer->element[i].sflags = 0;
  1029. }
  1030. buf->buffer->element[15].eflags = 0;
  1031. buf->buffer->element[15].sflags = 0;
  1032. buf->next_element_to_fill = 0;
  1033. atomic_set(&buf->state, newbufstate);
  1034. }
  1035. static void qeth_clear_outq_buffers(struct qeth_qdio_out_q *q, int free)
  1036. {
  1037. int j;
  1038. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1039. if (!q->bufs[j])
  1040. continue;
  1041. qeth_cleanup_handled_pending(q, j, free);
  1042. qeth_clear_output_buffer(q, q->bufs[j], QETH_QDIO_BUF_EMPTY);
  1043. if (free) {
  1044. kmem_cache_free(qeth_qdio_outbuf_cache, q->bufs[j]);
  1045. q->bufs[j] = NULL;
  1046. }
  1047. }
  1048. }
  1049. void qeth_clear_qdio_buffers(struct qeth_card *card)
  1050. {
  1051. int i;
  1052. QETH_CARD_TEXT(card, 2, "clearqdbf");
  1053. /* clear outbound buffers to free skbs */
  1054. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1055. if (card->qdio.out_qs[i]) {
  1056. qeth_clear_outq_buffers(card->qdio.out_qs[i], 0);
  1057. }
  1058. }
  1059. }
  1060. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  1061. static void qeth_free_buffer_pool(struct qeth_card *card)
  1062. {
  1063. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  1064. int i = 0;
  1065. list_for_each_entry_safe(pool_entry, tmp,
  1066. &card->qdio.init_pool.entry_list, init_list){
  1067. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  1068. free_page((unsigned long)pool_entry->elements[i]);
  1069. list_del(&pool_entry->init_list);
  1070. kfree(pool_entry);
  1071. }
  1072. }
  1073. static void qeth_free_qdio_buffers(struct qeth_card *card)
  1074. {
  1075. int i, j;
  1076. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  1077. QETH_QDIO_UNINITIALIZED)
  1078. return;
  1079. qeth_free_cq(card);
  1080. cancel_delayed_work_sync(&card->buffer_reclaim_work);
  1081. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  1082. kfree_skb(card->qdio.in_q->bufs[j].rx_skb);
  1083. kfree(card->qdio.in_q);
  1084. card->qdio.in_q = NULL;
  1085. /* inbound buffer pool */
  1086. qeth_free_buffer_pool(card);
  1087. /* free outbound qdio_qs */
  1088. if (card->qdio.out_qs) {
  1089. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1090. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  1091. kfree(card->qdio.out_qs[i]);
  1092. }
  1093. kfree(card->qdio.out_qs);
  1094. card->qdio.out_qs = NULL;
  1095. }
  1096. }
  1097. static void qeth_clean_channel(struct qeth_channel *channel)
  1098. {
  1099. int cnt;
  1100. QETH_DBF_TEXT(SETUP, 2, "freech");
  1101. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1102. kfree(channel->iob[cnt].data);
  1103. }
  1104. static void qeth_get_channel_path_desc(struct qeth_card *card)
  1105. {
  1106. struct ccw_device *ccwdev;
  1107. struct channelPath_dsc {
  1108. u8 flags;
  1109. u8 lsn;
  1110. u8 desc;
  1111. u8 chpid;
  1112. u8 swla;
  1113. u8 zeroes;
  1114. u8 chla;
  1115. u8 chpp;
  1116. } *chp_dsc;
  1117. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  1118. ccwdev = card->data.ccwdev;
  1119. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1120. if (chp_dsc != NULL) {
  1121. if (card->info.type != QETH_CARD_TYPE_IQD) {
  1122. /* CHPP field bit 6 == 1 -> single queue */
  1123. if ((chp_dsc->chpp & 0x02) == 0x02) {
  1124. if ((atomic_read(&card->qdio.state) !=
  1125. QETH_QDIO_UNINITIALIZED) &&
  1126. (card->qdio.no_out_queues == 4))
  1127. /* change from 4 to 1 outbound queues */
  1128. qeth_free_qdio_buffers(card);
  1129. card->qdio.no_out_queues = 1;
  1130. if (card->qdio.default_out_queue != 0)
  1131. dev_info(&card->gdev->dev,
  1132. "Priority Queueing not supported\n");
  1133. card->qdio.default_out_queue = 0;
  1134. } else {
  1135. if ((atomic_read(&card->qdio.state) !=
  1136. QETH_QDIO_UNINITIALIZED) &&
  1137. (card->qdio.no_out_queues == 1)) {
  1138. /* change from 1 to 4 outbound queues */
  1139. qeth_free_qdio_buffers(card);
  1140. card->qdio.default_out_queue = 2;
  1141. }
  1142. card->qdio.no_out_queues = 4;
  1143. }
  1144. }
  1145. card->info.func_level = 0x4100 + chp_dsc->desc;
  1146. kfree(chp_dsc);
  1147. }
  1148. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  1149. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  1150. return;
  1151. }
  1152. static void qeth_init_qdio_info(struct qeth_card *card)
  1153. {
  1154. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  1155. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1156. /* inbound */
  1157. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1158. if (card->info.type == QETH_CARD_TYPE_IQD)
  1159. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
  1160. else
  1161. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  1162. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  1163. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  1164. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  1165. }
  1166. static void qeth_set_intial_options(struct qeth_card *card)
  1167. {
  1168. card->options.route4.type = NO_ROUTER;
  1169. card->options.route6.type = NO_ROUTER;
  1170. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  1171. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  1172. card->options.fake_broadcast = 0;
  1173. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  1174. card->options.performance_stats = 0;
  1175. card->options.rx_sg_cb = QETH_RX_SG_CB;
  1176. card->options.isolation = ISOLATION_MODE_NONE;
  1177. card->options.cq = QETH_CQ_DISABLED;
  1178. }
  1179. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  1180. {
  1181. unsigned long flags;
  1182. int rc = 0;
  1183. spin_lock_irqsave(&card->thread_mask_lock, flags);
  1184. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  1185. (u8) card->thread_start_mask,
  1186. (u8) card->thread_allowed_mask,
  1187. (u8) card->thread_running_mask);
  1188. rc = (card->thread_start_mask & thread);
  1189. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  1190. return rc;
  1191. }
  1192. static void qeth_start_kernel_thread(struct work_struct *work)
  1193. {
  1194. struct task_struct *ts;
  1195. struct qeth_card *card = container_of(work, struct qeth_card,
  1196. kernel_thread_starter);
  1197. QETH_CARD_TEXT(card , 2, "strthrd");
  1198. if (card->read.state != CH_STATE_UP &&
  1199. card->write.state != CH_STATE_UP)
  1200. return;
  1201. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD)) {
  1202. ts = kthread_run(card->discipline.recover, (void *)card,
  1203. "qeth_recover");
  1204. if (IS_ERR(ts)) {
  1205. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  1206. qeth_clear_thread_running_bit(card,
  1207. QETH_RECOVER_THREAD);
  1208. }
  1209. }
  1210. }
  1211. static int qeth_setup_card(struct qeth_card *card)
  1212. {
  1213. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  1214. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1215. card->read.state = CH_STATE_DOWN;
  1216. card->write.state = CH_STATE_DOWN;
  1217. card->data.state = CH_STATE_DOWN;
  1218. card->state = CARD_STATE_DOWN;
  1219. card->lan_online = 0;
  1220. card->read_or_write_problem = 0;
  1221. card->dev = NULL;
  1222. spin_lock_init(&card->vlanlock);
  1223. spin_lock_init(&card->mclock);
  1224. spin_lock_init(&card->lock);
  1225. spin_lock_init(&card->ip_lock);
  1226. spin_lock_init(&card->thread_mask_lock);
  1227. mutex_init(&card->conf_mutex);
  1228. mutex_init(&card->discipline_mutex);
  1229. card->thread_start_mask = 0;
  1230. card->thread_allowed_mask = 0;
  1231. card->thread_running_mask = 0;
  1232. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1233. INIT_LIST_HEAD(&card->ip_list);
  1234. INIT_LIST_HEAD(card->ip_tbd_list);
  1235. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1236. init_waitqueue_head(&card->wait_q);
  1237. /* initial options */
  1238. qeth_set_intial_options(card);
  1239. /* IP address takeover */
  1240. INIT_LIST_HEAD(&card->ipato.entries);
  1241. card->ipato.enabled = 0;
  1242. card->ipato.invert4 = 0;
  1243. card->ipato.invert6 = 0;
  1244. /* init QDIO stuff */
  1245. qeth_init_qdio_info(card);
  1246. INIT_DELAYED_WORK(&card->buffer_reclaim_work, qeth_buffer_reclaim_work);
  1247. return 0;
  1248. }
  1249. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1250. {
  1251. struct qeth_card *card = container_of(slr, struct qeth_card,
  1252. qeth_service_level);
  1253. if (card->info.mcl_level[0])
  1254. seq_printf(m, "qeth: %s firmware level %s\n",
  1255. CARD_BUS_ID(card), card->info.mcl_level);
  1256. }
  1257. static struct qeth_card *qeth_alloc_card(void)
  1258. {
  1259. struct qeth_card *card;
  1260. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1261. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1262. if (!card)
  1263. goto out;
  1264. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1265. card->ip_tbd_list = kzalloc(sizeof(struct list_head), GFP_KERNEL);
  1266. if (!card->ip_tbd_list) {
  1267. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1268. goto out_card;
  1269. }
  1270. if (qeth_setup_channel(&card->read))
  1271. goto out_ip;
  1272. if (qeth_setup_channel(&card->write))
  1273. goto out_channel;
  1274. card->options.layer2 = -1;
  1275. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1276. register_service_level(&card->qeth_service_level);
  1277. return card;
  1278. out_channel:
  1279. qeth_clean_channel(&card->read);
  1280. out_ip:
  1281. kfree(card->ip_tbd_list);
  1282. out_card:
  1283. kfree(card);
  1284. out:
  1285. return NULL;
  1286. }
  1287. static int qeth_determine_card_type(struct qeth_card *card)
  1288. {
  1289. int i = 0;
  1290. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1291. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1292. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1293. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1294. if ((CARD_RDEV(card)->id.dev_type ==
  1295. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1296. (CARD_RDEV(card)->id.dev_model ==
  1297. known_devices[i][QETH_DEV_MODEL_IND])) {
  1298. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1299. card->qdio.no_out_queues =
  1300. known_devices[i][QETH_QUEUE_NO_IND];
  1301. card->qdio.no_in_queues = 1;
  1302. card->info.is_multicast_different =
  1303. known_devices[i][QETH_MULTICAST_IND];
  1304. qeth_get_channel_path_desc(card);
  1305. return 0;
  1306. }
  1307. i++;
  1308. }
  1309. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1310. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1311. "unknown type\n");
  1312. return -ENOENT;
  1313. }
  1314. static int qeth_clear_channel(struct qeth_channel *channel)
  1315. {
  1316. unsigned long flags;
  1317. struct qeth_card *card;
  1318. int rc;
  1319. card = CARD_FROM_CDEV(channel->ccwdev);
  1320. QETH_CARD_TEXT(card, 3, "clearch");
  1321. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1322. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1323. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1324. if (rc)
  1325. return rc;
  1326. rc = wait_event_interruptible_timeout(card->wait_q,
  1327. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1328. if (rc == -ERESTARTSYS)
  1329. return rc;
  1330. if (channel->state != CH_STATE_STOPPED)
  1331. return -ETIME;
  1332. channel->state = CH_STATE_DOWN;
  1333. return 0;
  1334. }
  1335. static int qeth_halt_channel(struct qeth_channel *channel)
  1336. {
  1337. unsigned long flags;
  1338. struct qeth_card *card;
  1339. int rc;
  1340. card = CARD_FROM_CDEV(channel->ccwdev);
  1341. QETH_CARD_TEXT(card, 3, "haltch");
  1342. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1343. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1344. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1345. if (rc)
  1346. return rc;
  1347. rc = wait_event_interruptible_timeout(card->wait_q,
  1348. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1349. if (rc == -ERESTARTSYS)
  1350. return rc;
  1351. if (channel->state != CH_STATE_HALTED)
  1352. return -ETIME;
  1353. return 0;
  1354. }
  1355. static int qeth_halt_channels(struct qeth_card *card)
  1356. {
  1357. int rc1 = 0, rc2 = 0, rc3 = 0;
  1358. QETH_CARD_TEXT(card, 3, "haltchs");
  1359. rc1 = qeth_halt_channel(&card->read);
  1360. rc2 = qeth_halt_channel(&card->write);
  1361. rc3 = qeth_halt_channel(&card->data);
  1362. if (rc1)
  1363. return rc1;
  1364. if (rc2)
  1365. return rc2;
  1366. return rc3;
  1367. }
  1368. static int qeth_clear_channels(struct qeth_card *card)
  1369. {
  1370. int rc1 = 0, rc2 = 0, rc3 = 0;
  1371. QETH_CARD_TEXT(card, 3, "clearchs");
  1372. rc1 = qeth_clear_channel(&card->read);
  1373. rc2 = qeth_clear_channel(&card->write);
  1374. rc3 = qeth_clear_channel(&card->data);
  1375. if (rc1)
  1376. return rc1;
  1377. if (rc2)
  1378. return rc2;
  1379. return rc3;
  1380. }
  1381. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1382. {
  1383. int rc = 0;
  1384. QETH_CARD_TEXT(card, 3, "clhacrd");
  1385. if (halt)
  1386. rc = qeth_halt_channels(card);
  1387. if (rc)
  1388. return rc;
  1389. return qeth_clear_channels(card);
  1390. }
  1391. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1392. {
  1393. int rc = 0;
  1394. QETH_CARD_TEXT(card, 3, "qdioclr");
  1395. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1396. QETH_QDIO_CLEANING)) {
  1397. case QETH_QDIO_ESTABLISHED:
  1398. if (card->info.type == QETH_CARD_TYPE_IQD)
  1399. rc = qdio_shutdown(CARD_DDEV(card),
  1400. QDIO_FLAG_CLEANUP_USING_HALT);
  1401. else
  1402. rc = qdio_shutdown(CARD_DDEV(card),
  1403. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1404. if (rc)
  1405. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1406. qdio_free(CARD_DDEV(card));
  1407. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1408. break;
  1409. case QETH_QDIO_CLEANING:
  1410. return rc;
  1411. default:
  1412. break;
  1413. }
  1414. rc = qeth_clear_halt_card(card, use_halt);
  1415. if (rc)
  1416. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1417. card->state = CARD_STATE_DOWN;
  1418. return rc;
  1419. }
  1420. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1421. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1422. int *length)
  1423. {
  1424. struct ciw *ciw;
  1425. char *rcd_buf;
  1426. int ret;
  1427. struct qeth_channel *channel = &card->data;
  1428. unsigned long flags;
  1429. /*
  1430. * scan for RCD command in extended SenseID data
  1431. */
  1432. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1433. if (!ciw || ciw->cmd == 0)
  1434. return -EOPNOTSUPP;
  1435. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1436. if (!rcd_buf)
  1437. return -ENOMEM;
  1438. channel->ccw.cmd_code = ciw->cmd;
  1439. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1440. channel->ccw.count = ciw->count;
  1441. channel->ccw.flags = CCW_FLAG_SLI;
  1442. channel->state = CH_STATE_RCD;
  1443. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1444. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1445. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1446. QETH_RCD_TIMEOUT);
  1447. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1448. if (!ret)
  1449. wait_event(card->wait_q,
  1450. (channel->state == CH_STATE_RCD_DONE ||
  1451. channel->state == CH_STATE_DOWN));
  1452. if (channel->state == CH_STATE_DOWN)
  1453. ret = -EIO;
  1454. else
  1455. channel->state = CH_STATE_DOWN;
  1456. if (ret) {
  1457. kfree(rcd_buf);
  1458. *buffer = NULL;
  1459. *length = 0;
  1460. } else {
  1461. *length = ciw->count;
  1462. *buffer = rcd_buf;
  1463. }
  1464. return ret;
  1465. }
  1466. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1467. {
  1468. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1469. card->info.chpid = prcd[30];
  1470. card->info.unit_addr2 = prcd[31];
  1471. card->info.cula = prcd[63];
  1472. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1473. (prcd[0x11] == _ascebc['M']));
  1474. }
  1475. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1476. {
  1477. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1478. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 && prcd[76] == 0xF5) {
  1479. card->info.blkt.time_total = 250;
  1480. card->info.blkt.inter_packet = 5;
  1481. card->info.blkt.inter_packet_jumbo = 15;
  1482. } else {
  1483. card->info.blkt.time_total = 0;
  1484. card->info.blkt.inter_packet = 0;
  1485. card->info.blkt.inter_packet_jumbo = 0;
  1486. }
  1487. }
  1488. static void qeth_init_tokens(struct qeth_card *card)
  1489. {
  1490. card->token.issuer_rm_w = 0x00010103UL;
  1491. card->token.cm_filter_w = 0x00010108UL;
  1492. card->token.cm_connection_w = 0x0001010aUL;
  1493. card->token.ulp_filter_w = 0x0001010bUL;
  1494. card->token.ulp_connection_w = 0x0001010dUL;
  1495. }
  1496. static void qeth_init_func_level(struct qeth_card *card)
  1497. {
  1498. switch (card->info.type) {
  1499. case QETH_CARD_TYPE_IQD:
  1500. card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
  1501. break;
  1502. case QETH_CARD_TYPE_OSD:
  1503. case QETH_CARD_TYPE_OSN:
  1504. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1505. break;
  1506. default:
  1507. break;
  1508. }
  1509. }
  1510. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1511. void (*idx_reply_cb)(struct qeth_channel *,
  1512. struct qeth_cmd_buffer *))
  1513. {
  1514. struct qeth_cmd_buffer *iob;
  1515. unsigned long flags;
  1516. int rc;
  1517. struct qeth_card *card;
  1518. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1519. card = CARD_FROM_CDEV(channel->ccwdev);
  1520. iob = qeth_get_buffer(channel);
  1521. iob->callback = idx_reply_cb;
  1522. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1523. channel->ccw.count = QETH_BUFSIZE;
  1524. channel->ccw.cda = (__u32) __pa(iob->data);
  1525. wait_event(card->wait_q,
  1526. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1527. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1528. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1529. rc = ccw_device_start(channel->ccwdev,
  1530. &channel->ccw, (addr_t) iob, 0, 0);
  1531. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1532. if (rc) {
  1533. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1534. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1535. atomic_set(&channel->irq_pending, 0);
  1536. wake_up(&card->wait_q);
  1537. return rc;
  1538. }
  1539. rc = wait_event_interruptible_timeout(card->wait_q,
  1540. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1541. if (rc == -ERESTARTSYS)
  1542. return rc;
  1543. if (channel->state != CH_STATE_UP) {
  1544. rc = -ETIME;
  1545. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1546. qeth_clear_cmd_buffers(channel);
  1547. } else
  1548. rc = 0;
  1549. return rc;
  1550. }
  1551. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1552. void (*idx_reply_cb)(struct qeth_channel *,
  1553. struct qeth_cmd_buffer *))
  1554. {
  1555. struct qeth_card *card;
  1556. struct qeth_cmd_buffer *iob;
  1557. unsigned long flags;
  1558. __u16 temp;
  1559. __u8 tmp;
  1560. int rc;
  1561. struct ccw_dev_id temp_devid;
  1562. card = CARD_FROM_CDEV(channel->ccwdev);
  1563. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1564. iob = qeth_get_buffer(channel);
  1565. iob->callback = idx_reply_cb;
  1566. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1567. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1568. channel->ccw.cda = (__u32) __pa(iob->data);
  1569. if (channel == &card->write) {
  1570. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1571. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1572. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1573. card->seqno.trans_hdr++;
  1574. } else {
  1575. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1576. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1577. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1578. }
  1579. tmp = ((__u8)card->info.portno) | 0x80;
  1580. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1581. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1582. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1583. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1584. &card->info.func_level, sizeof(__u16));
  1585. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1586. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1587. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1588. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1589. wait_event(card->wait_q,
  1590. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1591. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1592. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1593. rc = ccw_device_start(channel->ccwdev,
  1594. &channel->ccw, (addr_t) iob, 0, 0);
  1595. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1596. if (rc) {
  1597. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1598. rc);
  1599. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1600. atomic_set(&channel->irq_pending, 0);
  1601. wake_up(&card->wait_q);
  1602. return rc;
  1603. }
  1604. rc = wait_event_interruptible_timeout(card->wait_q,
  1605. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1606. if (rc == -ERESTARTSYS)
  1607. return rc;
  1608. if (channel->state != CH_STATE_ACTIVATING) {
  1609. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1610. " failed to recover an error on the device\n");
  1611. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1612. dev_name(&channel->ccwdev->dev));
  1613. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1614. qeth_clear_cmd_buffers(channel);
  1615. return -ETIME;
  1616. }
  1617. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1618. }
  1619. static int qeth_peer_func_level(int level)
  1620. {
  1621. if ((level & 0xff) == 8)
  1622. return (level & 0xff) + 0x400;
  1623. if (((level >> 8) & 3) == 1)
  1624. return (level & 0xff) + 0x200;
  1625. return level;
  1626. }
  1627. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1628. struct qeth_cmd_buffer *iob)
  1629. {
  1630. struct qeth_card *card;
  1631. __u16 temp;
  1632. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1633. if (channel->state == CH_STATE_DOWN) {
  1634. channel->state = CH_STATE_ACTIVATING;
  1635. goto out;
  1636. }
  1637. card = CARD_FROM_CDEV(channel->ccwdev);
  1638. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1639. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1640. dev_err(&card->write.ccwdev->dev,
  1641. "The adapter is used exclusively by another "
  1642. "host\n");
  1643. else
  1644. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1645. " negative reply\n",
  1646. dev_name(&card->write.ccwdev->dev));
  1647. goto out;
  1648. }
  1649. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1650. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1651. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1652. "function level mismatch (sent: 0x%x, received: "
  1653. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1654. card->info.func_level, temp);
  1655. goto out;
  1656. }
  1657. channel->state = CH_STATE_UP;
  1658. out:
  1659. qeth_release_buffer(channel, iob);
  1660. }
  1661. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1662. struct qeth_cmd_buffer *iob)
  1663. {
  1664. struct qeth_card *card;
  1665. __u16 temp;
  1666. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1667. if (channel->state == CH_STATE_DOWN) {
  1668. channel->state = CH_STATE_ACTIVATING;
  1669. goto out;
  1670. }
  1671. card = CARD_FROM_CDEV(channel->ccwdev);
  1672. if (qeth_check_idx_response(card, iob->data))
  1673. goto out;
  1674. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1675. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1676. case QETH_IDX_ACT_ERR_EXCL:
  1677. dev_err(&card->write.ccwdev->dev,
  1678. "The adapter is used exclusively by another "
  1679. "host\n");
  1680. break;
  1681. case QETH_IDX_ACT_ERR_AUTH:
  1682. case QETH_IDX_ACT_ERR_AUTH_USER:
  1683. dev_err(&card->read.ccwdev->dev,
  1684. "Setting the device online failed because of "
  1685. "insufficient authorization\n");
  1686. break;
  1687. default:
  1688. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1689. " negative reply\n",
  1690. dev_name(&card->read.ccwdev->dev));
  1691. }
  1692. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1693. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1694. goto out;
  1695. }
  1696. /**
  1697. * * temporary fix for microcode bug
  1698. * * to revert it,replace OR by AND
  1699. * */
  1700. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1701. (card->info.type == QETH_CARD_TYPE_OSD))
  1702. card->info.portname_required = 1;
  1703. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1704. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1705. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1706. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1707. dev_name(&card->read.ccwdev->dev),
  1708. card->info.func_level, temp);
  1709. goto out;
  1710. }
  1711. memcpy(&card->token.issuer_rm_r,
  1712. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1713. QETH_MPC_TOKEN_LENGTH);
  1714. memcpy(&card->info.mcl_level[0],
  1715. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1716. channel->state = CH_STATE_UP;
  1717. out:
  1718. qeth_release_buffer(channel, iob);
  1719. }
  1720. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1721. struct qeth_cmd_buffer *iob)
  1722. {
  1723. qeth_setup_ccw(&card->write, iob->data, len);
  1724. iob->callback = qeth_release_buffer;
  1725. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1726. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1727. card->seqno.trans_hdr++;
  1728. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1729. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1730. card->seqno.pdu_hdr++;
  1731. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1732. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1733. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1734. }
  1735. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1736. int qeth_send_control_data(struct qeth_card *card, int len,
  1737. struct qeth_cmd_buffer *iob,
  1738. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1739. unsigned long),
  1740. void *reply_param)
  1741. {
  1742. int rc;
  1743. unsigned long flags;
  1744. struct qeth_reply *reply = NULL;
  1745. unsigned long timeout, event_timeout;
  1746. struct qeth_ipa_cmd *cmd;
  1747. QETH_CARD_TEXT(card, 2, "sendctl");
  1748. if (card->read_or_write_problem) {
  1749. qeth_release_buffer(iob->channel, iob);
  1750. return -EIO;
  1751. }
  1752. reply = qeth_alloc_reply(card);
  1753. if (!reply) {
  1754. return -ENOMEM;
  1755. }
  1756. reply->callback = reply_cb;
  1757. reply->param = reply_param;
  1758. if (card->state == CARD_STATE_DOWN)
  1759. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1760. else
  1761. reply->seqno = card->seqno.ipa++;
  1762. init_waitqueue_head(&reply->wait_q);
  1763. spin_lock_irqsave(&card->lock, flags);
  1764. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1765. spin_unlock_irqrestore(&card->lock, flags);
  1766. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1767. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1768. qeth_prepare_control_data(card, len, iob);
  1769. if (IS_IPA(iob->data))
  1770. event_timeout = QETH_IPA_TIMEOUT;
  1771. else
  1772. event_timeout = QETH_TIMEOUT;
  1773. timeout = jiffies + event_timeout;
  1774. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1775. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1776. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1777. (addr_t) iob, 0, 0);
  1778. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1779. if (rc) {
  1780. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1781. "ccw_device_start rc = %i\n",
  1782. dev_name(&card->write.ccwdev->dev), rc);
  1783. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1784. spin_lock_irqsave(&card->lock, flags);
  1785. list_del_init(&reply->list);
  1786. qeth_put_reply(reply);
  1787. spin_unlock_irqrestore(&card->lock, flags);
  1788. qeth_release_buffer(iob->channel, iob);
  1789. atomic_set(&card->write.irq_pending, 0);
  1790. wake_up(&card->wait_q);
  1791. return rc;
  1792. }
  1793. /* we have only one long running ipassist, since we can ensure
  1794. process context of this command we can sleep */
  1795. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1796. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1797. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1798. if (!wait_event_timeout(reply->wait_q,
  1799. atomic_read(&reply->received), event_timeout))
  1800. goto time_err;
  1801. } else {
  1802. while (!atomic_read(&reply->received)) {
  1803. if (time_after(jiffies, timeout))
  1804. goto time_err;
  1805. cpu_relax();
  1806. };
  1807. }
  1808. if (reply->rc == -EIO)
  1809. goto error;
  1810. rc = reply->rc;
  1811. qeth_put_reply(reply);
  1812. return rc;
  1813. time_err:
  1814. reply->rc = -ETIME;
  1815. spin_lock_irqsave(&reply->card->lock, flags);
  1816. list_del_init(&reply->list);
  1817. spin_unlock_irqrestore(&reply->card->lock, flags);
  1818. atomic_inc(&reply->received);
  1819. error:
  1820. atomic_set(&card->write.irq_pending, 0);
  1821. qeth_release_buffer(iob->channel, iob);
  1822. card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
  1823. rc = reply->rc;
  1824. qeth_put_reply(reply);
  1825. return rc;
  1826. }
  1827. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1828. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1829. unsigned long data)
  1830. {
  1831. struct qeth_cmd_buffer *iob;
  1832. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1833. iob = (struct qeth_cmd_buffer *) data;
  1834. memcpy(&card->token.cm_filter_r,
  1835. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1836. QETH_MPC_TOKEN_LENGTH);
  1837. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1838. return 0;
  1839. }
  1840. static int qeth_cm_enable(struct qeth_card *card)
  1841. {
  1842. int rc;
  1843. struct qeth_cmd_buffer *iob;
  1844. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1845. iob = qeth_wait_for_buffer(&card->write);
  1846. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1847. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1848. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1849. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1850. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1851. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1852. qeth_cm_enable_cb, NULL);
  1853. return rc;
  1854. }
  1855. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1856. unsigned long data)
  1857. {
  1858. struct qeth_cmd_buffer *iob;
  1859. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1860. iob = (struct qeth_cmd_buffer *) data;
  1861. memcpy(&card->token.cm_connection_r,
  1862. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1863. QETH_MPC_TOKEN_LENGTH);
  1864. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1865. return 0;
  1866. }
  1867. static int qeth_cm_setup(struct qeth_card *card)
  1868. {
  1869. int rc;
  1870. struct qeth_cmd_buffer *iob;
  1871. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1872. iob = qeth_wait_for_buffer(&card->write);
  1873. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1874. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1875. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1876. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1877. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1878. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1879. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1880. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1881. qeth_cm_setup_cb, NULL);
  1882. return rc;
  1883. }
  1884. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1885. {
  1886. switch (card->info.type) {
  1887. case QETH_CARD_TYPE_UNKNOWN:
  1888. return 1500;
  1889. case QETH_CARD_TYPE_IQD:
  1890. return card->info.max_mtu;
  1891. case QETH_CARD_TYPE_OSD:
  1892. switch (card->info.link_type) {
  1893. case QETH_LINK_TYPE_HSTR:
  1894. case QETH_LINK_TYPE_LANE_TR:
  1895. return 2000;
  1896. default:
  1897. return 1492;
  1898. }
  1899. case QETH_CARD_TYPE_OSM:
  1900. case QETH_CARD_TYPE_OSX:
  1901. return 1492;
  1902. default:
  1903. return 1500;
  1904. }
  1905. }
  1906. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1907. {
  1908. switch (framesize) {
  1909. case 0x4000:
  1910. return 8192;
  1911. case 0x6000:
  1912. return 16384;
  1913. case 0xa000:
  1914. return 32768;
  1915. case 0xffff:
  1916. return 57344;
  1917. default:
  1918. return 0;
  1919. }
  1920. }
  1921. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1922. {
  1923. switch (card->info.type) {
  1924. case QETH_CARD_TYPE_OSD:
  1925. case QETH_CARD_TYPE_OSM:
  1926. case QETH_CARD_TYPE_OSX:
  1927. case QETH_CARD_TYPE_IQD:
  1928. return ((mtu >= 576) &&
  1929. (mtu <= card->info.max_mtu));
  1930. case QETH_CARD_TYPE_OSN:
  1931. case QETH_CARD_TYPE_UNKNOWN:
  1932. default:
  1933. return 1;
  1934. }
  1935. }
  1936. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1937. unsigned long data)
  1938. {
  1939. __u16 mtu, framesize;
  1940. __u16 len;
  1941. __u8 link_type;
  1942. struct qeth_cmd_buffer *iob;
  1943. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1944. iob = (struct qeth_cmd_buffer *) data;
  1945. memcpy(&card->token.ulp_filter_r,
  1946. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1947. QETH_MPC_TOKEN_LENGTH);
  1948. if (card->info.type == QETH_CARD_TYPE_IQD) {
  1949. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1950. mtu = qeth_get_mtu_outof_framesize(framesize);
  1951. if (!mtu) {
  1952. iob->rc = -EINVAL;
  1953. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1954. return 0;
  1955. }
  1956. if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
  1957. /* frame size has changed */
  1958. if (card->dev &&
  1959. ((card->dev->mtu == card->info.initial_mtu) ||
  1960. (card->dev->mtu > mtu)))
  1961. card->dev->mtu = mtu;
  1962. qeth_free_qdio_buffers(card);
  1963. }
  1964. card->info.initial_mtu = mtu;
  1965. card->info.max_mtu = mtu;
  1966. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1967. } else {
  1968. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1969. card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
  1970. iob->data);
  1971. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1972. }
  1973. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1974. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1975. memcpy(&link_type,
  1976. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1977. card->info.link_type = link_type;
  1978. } else
  1979. card->info.link_type = 0;
  1980. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  1981. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1982. return 0;
  1983. }
  1984. static int qeth_ulp_enable(struct qeth_card *card)
  1985. {
  1986. int rc;
  1987. char prot_type;
  1988. struct qeth_cmd_buffer *iob;
  1989. /*FIXME: trace view callbacks*/
  1990. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1991. iob = qeth_wait_for_buffer(&card->write);
  1992. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1993. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1994. (__u8) card->info.portno;
  1995. if (card->options.layer2)
  1996. if (card->info.type == QETH_CARD_TYPE_OSN)
  1997. prot_type = QETH_PROT_OSN2;
  1998. else
  1999. prot_type = QETH_PROT_LAYER2;
  2000. else
  2001. prot_type = QETH_PROT_TCPIP;
  2002. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  2003. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  2004. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2005. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  2006. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  2007. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  2008. card->info.portname, 9);
  2009. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  2010. qeth_ulp_enable_cb, NULL);
  2011. return rc;
  2012. }
  2013. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  2014. unsigned long data)
  2015. {
  2016. struct qeth_cmd_buffer *iob;
  2017. int rc = 0;
  2018. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  2019. iob = (struct qeth_cmd_buffer *) data;
  2020. memcpy(&card->token.ulp_connection_r,
  2021. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2022. QETH_MPC_TOKEN_LENGTH);
  2023. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2024. 3)) {
  2025. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  2026. dev_err(&card->gdev->dev, "A connection could not be "
  2027. "established because of an OLM limit\n");
  2028. iob->rc = -EMLINK;
  2029. }
  2030. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2031. return rc;
  2032. }
  2033. static int qeth_ulp_setup(struct qeth_card *card)
  2034. {
  2035. int rc;
  2036. __u16 temp;
  2037. struct qeth_cmd_buffer *iob;
  2038. struct ccw_dev_id dev_id;
  2039. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  2040. iob = qeth_wait_for_buffer(&card->write);
  2041. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  2042. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  2043. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2044. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  2045. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  2046. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  2047. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  2048. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  2049. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  2050. temp = (card->info.cula << 8) + card->info.unit_addr2;
  2051. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  2052. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  2053. qeth_ulp_setup_cb, NULL);
  2054. return rc;
  2055. }
  2056. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *q, int bidx)
  2057. {
  2058. int rc;
  2059. struct qeth_qdio_out_buffer *newbuf;
  2060. rc = 0;
  2061. newbuf = kmem_cache_zalloc(qeth_qdio_outbuf_cache, GFP_ATOMIC);
  2062. if (!newbuf) {
  2063. rc = -ENOMEM;
  2064. goto out;
  2065. }
  2066. newbuf->buffer = &q->qdio_bufs[bidx];
  2067. skb_queue_head_init(&newbuf->skb_list);
  2068. lockdep_set_class(&newbuf->skb_list.lock, &qdio_out_skb_queue_key);
  2069. newbuf->q = q;
  2070. newbuf->aob = NULL;
  2071. newbuf->next_pending = q->bufs[bidx];
  2072. atomic_set(&newbuf->state, QETH_QDIO_BUF_EMPTY);
  2073. q->bufs[bidx] = newbuf;
  2074. if (q->bufstates) {
  2075. q->bufstates[bidx].user = newbuf;
  2076. QETH_CARD_TEXT_(q->card, 2, "nbs%d", bidx);
  2077. QETH_CARD_TEXT_(q->card, 2, "%lx", (long) newbuf);
  2078. QETH_CARD_TEXT_(q->card, 2, "%lx",
  2079. (long) newbuf->next_pending);
  2080. }
  2081. out:
  2082. return rc;
  2083. }
  2084. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  2085. {
  2086. int i, j;
  2087. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  2088. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2089. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2090. return 0;
  2091. card->qdio.in_q = kzalloc(sizeof(struct qeth_qdio_q),
  2092. GFP_KERNEL);
  2093. if (!card->qdio.in_q)
  2094. goto out_nomem;
  2095. QETH_DBF_TEXT(SETUP, 2, "inq");
  2096. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  2097. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2098. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2099. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  2100. card->qdio.in_q->bufs[i].buffer =
  2101. &card->qdio.in_q->qdio_bufs[i];
  2102. card->qdio.in_q->bufs[i].rx_skb = NULL;
  2103. }
  2104. /* inbound buffer pool */
  2105. if (qeth_alloc_buffer_pool(card))
  2106. goto out_freeinq;
  2107. /* outbound */
  2108. card->qdio.out_qs =
  2109. kzalloc(card->qdio.no_out_queues *
  2110. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2111. if (!card->qdio.out_qs)
  2112. goto out_freepool;
  2113. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2114. card->qdio.out_qs[i] = kzalloc(sizeof(struct qeth_qdio_out_q),
  2115. GFP_KERNEL);
  2116. if (!card->qdio.out_qs[i])
  2117. goto out_freeoutq;
  2118. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  2119. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  2120. card->qdio.out_qs[i]->queue_no = i;
  2121. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2122. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2123. BUG_ON(card->qdio.out_qs[i]->bufs[j] != NULL);
  2124. if (qeth_init_qdio_out_buf(card->qdio.out_qs[i], j))
  2125. goto out_freeoutqbufs;
  2126. }
  2127. }
  2128. /* completion */
  2129. if (qeth_alloc_cq(card))
  2130. goto out_freeoutq;
  2131. return 0;
  2132. out_freeoutqbufs:
  2133. while (j > 0) {
  2134. --j;
  2135. kmem_cache_free(qeth_qdio_outbuf_cache,
  2136. card->qdio.out_qs[i]->bufs[j]);
  2137. card->qdio.out_qs[i]->bufs[j] = NULL;
  2138. }
  2139. out_freeoutq:
  2140. while (i > 0) {
  2141. kfree(card->qdio.out_qs[--i]);
  2142. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  2143. }
  2144. kfree(card->qdio.out_qs);
  2145. card->qdio.out_qs = NULL;
  2146. out_freepool:
  2147. qeth_free_buffer_pool(card);
  2148. out_freeinq:
  2149. kfree(card->qdio.in_q);
  2150. card->qdio.in_q = NULL;
  2151. out_nomem:
  2152. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  2153. return -ENOMEM;
  2154. }
  2155. static void qeth_create_qib_param_field(struct qeth_card *card,
  2156. char *param_field)
  2157. {
  2158. param_field[0] = _ascebc['P'];
  2159. param_field[1] = _ascebc['C'];
  2160. param_field[2] = _ascebc['I'];
  2161. param_field[3] = _ascebc['T'];
  2162. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2163. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2164. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2165. }
  2166. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  2167. char *param_field)
  2168. {
  2169. param_field[16] = _ascebc['B'];
  2170. param_field[17] = _ascebc['L'];
  2171. param_field[18] = _ascebc['K'];
  2172. param_field[19] = _ascebc['T'];
  2173. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2174. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2175. *((unsigned int *) (&param_field[28])) =
  2176. card->info.blkt.inter_packet_jumbo;
  2177. }
  2178. static int qeth_qdio_activate(struct qeth_card *card)
  2179. {
  2180. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  2181. return qdio_activate(CARD_DDEV(card));
  2182. }
  2183. static int qeth_dm_act(struct qeth_card *card)
  2184. {
  2185. int rc;
  2186. struct qeth_cmd_buffer *iob;
  2187. QETH_DBF_TEXT(SETUP, 2, "dmact");
  2188. iob = qeth_wait_for_buffer(&card->write);
  2189. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  2190. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  2191. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2192. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  2193. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2194. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  2195. return rc;
  2196. }
  2197. static int qeth_mpc_initialize(struct qeth_card *card)
  2198. {
  2199. int rc;
  2200. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  2201. rc = qeth_issue_next_read(card);
  2202. if (rc) {
  2203. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2204. return rc;
  2205. }
  2206. rc = qeth_cm_enable(card);
  2207. if (rc) {
  2208. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  2209. goto out_qdio;
  2210. }
  2211. rc = qeth_cm_setup(card);
  2212. if (rc) {
  2213. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  2214. goto out_qdio;
  2215. }
  2216. rc = qeth_ulp_enable(card);
  2217. if (rc) {
  2218. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  2219. goto out_qdio;
  2220. }
  2221. rc = qeth_ulp_setup(card);
  2222. if (rc) {
  2223. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2224. goto out_qdio;
  2225. }
  2226. rc = qeth_alloc_qdio_buffers(card);
  2227. if (rc) {
  2228. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2229. goto out_qdio;
  2230. }
  2231. rc = qeth_qdio_establish(card);
  2232. if (rc) {
  2233. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  2234. qeth_free_qdio_buffers(card);
  2235. goto out_qdio;
  2236. }
  2237. rc = qeth_qdio_activate(card);
  2238. if (rc) {
  2239. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  2240. goto out_qdio;
  2241. }
  2242. rc = qeth_dm_act(card);
  2243. if (rc) {
  2244. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  2245. goto out_qdio;
  2246. }
  2247. return 0;
  2248. out_qdio:
  2249. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  2250. return rc;
  2251. }
  2252. static void qeth_print_status_with_portname(struct qeth_card *card)
  2253. {
  2254. char dbf_text[15];
  2255. int i;
  2256. sprintf(dbf_text, "%s", card->info.portname + 1);
  2257. for (i = 0; i < 8; i++)
  2258. dbf_text[i] =
  2259. (char) _ebcasc[(__u8) dbf_text[i]];
  2260. dbf_text[8] = 0;
  2261. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  2262. "with link type %s (portname: %s)\n",
  2263. qeth_get_cardname(card),
  2264. (card->info.mcl_level[0]) ? " (level: " : "",
  2265. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2266. (card->info.mcl_level[0]) ? ")" : "",
  2267. qeth_get_cardname_short(card),
  2268. dbf_text);
  2269. }
  2270. static void qeth_print_status_no_portname(struct qeth_card *card)
  2271. {
  2272. if (card->info.portname[0])
  2273. dev_info(&card->gdev->dev, "Device is a%s "
  2274. "card%s%s%s\nwith link type %s "
  2275. "(no portname needed by interface).\n",
  2276. qeth_get_cardname(card),
  2277. (card->info.mcl_level[0]) ? " (level: " : "",
  2278. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2279. (card->info.mcl_level[0]) ? ")" : "",
  2280. qeth_get_cardname_short(card));
  2281. else
  2282. dev_info(&card->gdev->dev, "Device is a%s "
  2283. "card%s%s%s\nwith link type %s.\n",
  2284. qeth_get_cardname(card),
  2285. (card->info.mcl_level[0]) ? " (level: " : "",
  2286. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2287. (card->info.mcl_level[0]) ? ")" : "",
  2288. qeth_get_cardname_short(card));
  2289. }
  2290. void qeth_print_status_message(struct qeth_card *card)
  2291. {
  2292. switch (card->info.type) {
  2293. case QETH_CARD_TYPE_OSD:
  2294. case QETH_CARD_TYPE_OSM:
  2295. case QETH_CARD_TYPE_OSX:
  2296. /* VM will use a non-zero first character
  2297. * to indicate a HiperSockets like reporting
  2298. * of the level OSA sets the first character to zero
  2299. * */
  2300. if (!card->info.mcl_level[0]) {
  2301. sprintf(card->info.mcl_level, "%02x%02x",
  2302. card->info.mcl_level[2],
  2303. card->info.mcl_level[3]);
  2304. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2305. break;
  2306. }
  2307. /* fallthrough */
  2308. case QETH_CARD_TYPE_IQD:
  2309. if ((card->info.guestlan) ||
  2310. (card->info.mcl_level[0] & 0x80)) {
  2311. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2312. card->info.mcl_level[0]];
  2313. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2314. card->info.mcl_level[1]];
  2315. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2316. card->info.mcl_level[2]];
  2317. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2318. card->info.mcl_level[3]];
  2319. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2320. }
  2321. break;
  2322. default:
  2323. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2324. }
  2325. if (card->info.portname_required)
  2326. qeth_print_status_with_portname(card);
  2327. else
  2328. qeth_print_status_no_portname(card);
  2329. }
  2330. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2331. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2332. {
  2333. struct qeth_buffer_pool_entry *entry;
  2334. QETH_CARD_TEXT(card, 5, "inwrklst");
  2335. list_for_each_entry(entry,
  2336. &card->qdio.init_pool.entry_list, init_list) {
  2337. qeth_put_buffer_pool_entry(card, entry);
  2338. }
  2339. }
  2340. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2341. struct qeth_card *card)
  2342. {
  2343. struct list_head *plh;
  2344. struct qeth_buffer_pool_entry *entry;
  2345. int i, free;
  2346. struct page *page;
  2347. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2348. return NULL;
  2349. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2350. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2351. free = 1;
  2352. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2353. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2354. free = 0;
  2355. break;
  2356. }
  2357. }
  2358. if (free) {
  2359. list_del_init(&entry->list);
  2360. return entry;
  2361. }
  2362. }
  2363. /* no free buffer in pool so take first one and swap pages */
  2364. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2365. struct qeth_buffer_pool_entry, list);
  2366. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2367. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2368. page = alloc_page(GFP_ATOMIC);
  2369. if (!page) {
  2370. return NULL;
  2371. } else {
  2372. free_page((unsigned long)entry->elements[i]);
  2373. entry->elements[i] = page_address(page);
  2374. if (card->options.performance_stats)
  2375. card->perf_stats.sg_alloc_page_rx++;
  2376. }
  2377. }
  2378. }
  2379. list_del_init(&entry->list);
  2380. return entry;
  2381. }
  2382. static int qeth_init_input_buffer(struct qeth_card *card,
  2383. struct qeth_qdio_buffer *buf)
  2384. {
  2385. struct qeth_buffer_pool_entry *pool_entry;
  2386. int i;
  2387. if ((card->options.cq == QETH_CQ_ENABLED) && (!buf->rx_skb)) {
  2388. buf->rx_skb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  2389. if (!buf->rx_skb)
  2390. return 1;
  2391. }
  2392. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2393. if (!pool_entry)
  2394. return 1;
  2395. /*
  2396. * since the buffer is accessed only from the input_tasklet
  2397. * there shouldn't be a need to synchronize; also, since we use
  2398. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2399. * buffers
  2400. */
  2401. buf->pool_entry = pool_entry;
  2402. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2403. buf->buffer->element[i].length = PAGE_SIZE;
  2404. buf->buffer->element[i].addr = pool_entry->elements[i];
  2405. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2406. buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
  2407. else
  2408. buf->buffer->element[i].eflags = 0;
  2409. buf->buffer->element[i].sflags = 0;
  2410. }
  2411. return 0;
  2412. }
  2413. int qeth_init_qdio_queues(struct qeth_card *card)
  2414. {
  2415. int i, j;
  2416. int rc;
  2417. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2418. /* inbound queue */
  2419. memset(card->qdio.in_q->qdio_bufs, 0,
  2420. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2421. qeth_initialize_working_pool_list(card);
  2422. /*give only as many buffers to hardware as we have buffer pool entries*/
  2423. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2424. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2425. card->qdio.in_q->next_buf_to_init =
  2426. card->qdio.in_buf_pool.buf_count - 1;
  2427. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2428. card->qdio.in_buf_pool.buf_count - 1);
  2429. if (rc) {
  2430. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2431. return rc;
  2432. }
  2433. /* completion */
  2434. rc = qeth_cq_init(card);
  2435. if (rc) {
  2436. return rc;
  2437. }
  2438. /* outbound queue */
  2439. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2440. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2441. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2442. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2443. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2444. card->qdio.out_qs[i]->bufs[j],
  2445. QETH_QDIO_BUF_EMPTY);
  2446. }
  2447. card->qdio.out_qs[i]->card = card;
  2448. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2449. card->qdio.out_qs[i]->do_pack = 0;
  2450. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2451. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2452. atomic_set(&card->qdio.out_qs[i]->state,
  2453. QETH_OUT_Q_UNLOCKED);
  2454. }
  2455. return 0;
  2456. }
  2457. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2458. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2459. {
  2460. switch (link_type) {
  2461. case QETH_LINK_TYPE_HSTR:
  2462. return 2;
  2463. default:
  2464. return 1;
  2465. }
  2466. }
  2467. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2468. struct qeth_ipa_cmd *cmd, __u8 command,
  2469. enum qeth_prot_versions prot)
  2470. {
  2471. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2472. cmd->hdr.command = command;
  2473. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2474. cmd->hdr.seqno = card->seqno.ipa;
  2475. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2476. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2477. if (card->options.layer2)
  2478. cmd->hdr.prim_version_no = 2;
  2479. else
  2480. cmd->hdr.prim_version_no = 1;
  2481. cmd->hdr.param_count = 1;
  2482. cmd->hdr.prot_version = prot;
  2483. cmd->hdr.ipa_supported = 0;
  2484. cmd->hdr.ipa_enabled = 0;
  2485. }
  2486. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2487. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2488. {
  2489. struct qeth_cmd_buffer *iob;
  2490. struct qeth_ipa_cmd *cmd;
  2491. iob = qeth_wait_for_buffer(&card->write);
  2492. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2493. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2494. return iob;
  2495. }
  2496. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2497. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2498. char prot_type)
  2499. {
  2500. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2501. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2502. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2503. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2504. }
  2505. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2506. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2507. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2508. unsigned long),
  2509. void *reply_param)
  2510. {
  2511. int rc;
  2512. char prot_type;
  2513. QETH_CARD_TEXT(card, 4, "sendipa");
  2514. if (card->options.layer2)
  2515. if (card->info.type == QETH_CARD_TYPE_OSN)
  2516. prot_type = QETH_PROT_OSN2;
  2517. else
  2518. prot_type = QETH_PROT_LAYER2;
  2519. else
  2520. prot_type = QETH_PROT_TCPIP;
  2521. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2522. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2523. iob, reply_cb, reply_param);
  2524. if (rc == -ETIME) {
  2525. qeth_clear_ipacmd_list(card);
  2526. qeth_schedule_recovery(card);
  2527. }
  2528. return rc;
  2529. }
  2530. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2531. int qeth_send_startlan(struct qeth_card *card)
  2532. {
  2533. int rc;
  2534. struct qeth_cmd_buffer *iob;
  2535. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2536. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
  2537. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2538. return rc;
  2539. }
  2540. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2541. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2542. struct qeth_reply *reply, unsigned long data)
  2543. {
  2544. struct qeth_ipa_cmd *cmd;
  2545. QETH_CARD_TEXT(card, 4, "defadpcb");
  2546. cmd = (struct qeth_ipa_cmd *) data;
  2547. if (cmd->hdr.return_code == 0)
  2548. cmd->hdr.return_code =
  2549. cmd->data.setadapterparms.hdr.return_code;
  2550. return 0;
  2551. }
  2552. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2553. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2554. struct qeth_reply *reply, unsigned long data)
  2555. {
  2556. struct qeth_ipa_cmd *cmd;
  2557. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2558. cmd = (struct qeth_ipa_cmd *) data;
  2559. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2560. card->info.link_type =
  2561. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2562. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2563. }
  2564. card->options.adp.supported_funcs =
  2565. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2566. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2567. }
  2568. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2569. __u32 command, __u32 cmdlen)
  2570. {
  2571. struct qeth_cmd_buffer *iob;
  2572. struct qeth_ipa_cmd *cmd;
  2573. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2574. QETH_PROT_IPV4);
  2575. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2576. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2577. cmd->data.setadapterparms.hdr.command_code = command;
  2578. cmd->data.setadapterparms.hdr.used_total = 1;
  2579. cmd->data.setadapterparms.hdr.seq_no = 1;
  2580. return iob;
  2581. }
  2582. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2583. int qeth_query_setadapterparms(struct qeth_card *card)
  2584. {
  2585. int rc;
  2586. struct qeth_cmd_buffer *iob;
  2587. QETH_CARD_TEXT(card, 3, "queryadp");
  2588. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2589. sizeof(struct qeth_ipacmd_setadpparms));
  2590. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2591. return rc;
  2592. }
  2593. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2594. static int qeth_query_ipassists_cb(struct qeth_card *card,
  2595. struct qeth_reply *reply, unsigned long data)
  2596. {
  2597. struct qeth_ipa_cmd *cmd;
  2598. QETH_DBF_TEXT(SETUP, 2, "qipasscb");
  2599. cmd = (struct qeth_ipa_cmd *) data;
  2600. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  2601. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  2602. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  2603. } else {
  2604. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  2605. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  2606. }
  2607. QETH_DBF_TEXT(SETUP, 2, "suppenbl");
  2608. QETH_DBF_TEXT_(SETUP, 2, "%x", cmd->hdr.ipa_supported);
  2609. QETH_DBF_TEXT_(SETUP, 2, "%x", cmd->hdr.ipa_enabled);
  2610. return 0;
  2611. }
  2612. int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  2613. {
  2614. int rc;
  2615. struct qeth_cmd_buffer *iob;
  2616. QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
  2617. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
  2618. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  2619. return rc;
  2620. }
  2621. EXPORT_SYMBOL_GPL(qeth_query_ipassists);
  2622. static int qeth_query_setdiagass_cb(struct qeth_card *card,
  2623. struct qeth_reply *reply, unsigned long data)
  2624. {
  2625. struct qeth_ipa_cmd *cmd;
  2626. __u16 rc;
  2627. cmd = (struct qeth_ipa_cmd *)data;
  2628. rc = cmd->hdr.return_code;
  2629. if (rc)
  2630. QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
  2631. else
  2632. card->info.diagass_support = cmd->data.diagass.ext;
  2633. return 0;
  2634. }
  2635. static int qeth_query_setdiagass(struct qeth_card *card)
  2636. {
  2637. struct qeth_cmd_buffer *iob;
  2638. struct qeth_ipa_cmd *cmd;
  2639. QETH_DBF_TEXT(SETUP, 2, "qdiagass");
  2640. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2641. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2642. cmd->data.diagass.subcmd_len = 16;
  2643. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
  2644. return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
  2645. }
  2646. static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
  2647. {
  2648. unsigned long info = get_zeroed_page(GFP_KERNEL);
  2649. struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
  2650. struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
  2651. struct ccw_dev_id ccwid;
  2652. int level, rc;
  2653. tid->chpid = card->info.chpid;
  2654. ccw_device_get_id(CARD_RDEV(card), &ccwid);
  2655. tid->ssid = ccwid.ssid;
  2656. tid->devno = ccwid.devno;
  2657. if (!info)
  2658. return;
  2659. rc = stsi(NULL, 0, 0, 0);
  2660. if (rc == -ENOSYS)
  2661. level = rc;
  2662. else
  2663. level = (((unsigned int) rc) >> 28);
  2664. if ((level >= 2) && (stsi(info222, 2, 2, 2) != -ENOSYS))
  2665. tid->lparnr = info222->lpar_number;
  2666. if ((level >= 3) && (stsi(info322, 3, 2, 2) != -ENOSYS)) {
  2667. EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
  2668. memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
  2669. }
  2670. free_page(info);
  2671. return;
  2672. }
  2673. static int qeth_hw_trap_cb(struct qeth_card *card,
  2674. struct qeth_reply *reply, unsigned long data)
  2675. {
  2676. struct qeth_ipa_cmd *cmd;
  2677. __u16 rc;
  2678. cmd = (struct qeth_ipa_cmd *)data;
  2679. rc = cmd->hdr.return_code;
  2680. if (rc)
  2681. QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
  2682. return 0;
  2683. }
  2684. int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
  2685. {
  2686. struct qeth_cmd_buffer *iob;
  2687. struct qeth_ipa_cmd *cmd;
  2688. QETH_DBF_TEXT(SETUP, 2, "diagtrap");
  2689. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2690. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2691. cmd->data.diagass.subcmd_len = 80;
  2692. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
  2693. cmd->data.diagass.type = 1;
  2694. cmd->data.diagass.action = action;
  2695. switch (action) {
  2696. case QETH_DIAGS_TRAP_ARM:
  2697. cmd->data.diagass.options = 0x0003;
  2698. cmd->data.diagass.ext = 0x00010000 +
  2699. sizeof(struct qeth_trap_id);
  2700. qeth_get_trap_id(card,
  2701. (struct qeth_trap_id *)cmd->data.diagass.cdata);
  2702. break;
  2703. case QETH_DIAGS_TRAP_DISARM:
  2704. cmd->data.diagass.options = 0x0001;
  2705. break;
  2706. case QETH_DIAGS_TRAP_CAPTURE:
  2707. break;
  2708. }
  2709. return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
  2710. }
  2711. EXPORT_SYMBOL_GPL(qeth_hw_trap);
  2712. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2713. unsigned int qdio_error, const char *dbftext)
  2714. {
  2715. if (qdio_error) {
  2716. QETH_CARD_TEXT(card, 2, dbftext);
  2717. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2718. buf->element[15].sflags);
  2719. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2720. buf->element[14].sflags);
  2721. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2722. if ((buf->element[15].sflags) == 0x12) {
  2723. card->stats.rx_dropped++;
  2724. return 0;
  2725. } else
  2726. return 1;
  2727. }
  2728. return 0;
  2729. }
  2730. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2731. void qeth_buffer_reclaim_work(struct work_struct *work)
  2732. {
  2733. struct qeth_card *card = container_of(work, struct qeth_card,
  2734. buffer_reclaim_work.work);
  2735. QETH_CARD_TEXT_(card, 2, "brw:%x", card->reclaim_index);
  2736. qeth_queue_input_buffer(card, card->reclaim_index);
  2737. }
  2738. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2739. {
  2740. struct qeth_qdio_q *queue = card->qdio.in_q;
  2741. struct list_head *lh;
  2742. int count;
  2743. int i;
  2744. int rc;
  2745. int newcount = 0;
  2746. count = (index < queue->next_buf_to_init)?
  2747. card->qdio.in_buf_pool.buf_count -
  2748. (queue->next_buf_to_init - index) :
  2749. card->qdio.in_buf_pool.buf_count -
  2750. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2751. /* only requeue at a certain threshold to avoid SIGAs */
  2752. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2753. for (i = queue->next_buf_to_init;
  2754. i < queue->next_buf_to_init + count; ++i) {
  2755. if (qeth_init_input_buffer(card,
  2756. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2757. break;
  2758. } else {
  2759. newcount++;
  2760. }
  2761. }
  2762. if (newcount < count) {
  2763. /* we are in memory shortage so we switch back to
  2764. traditional skb allocation and drop packages */
  2765. atomic_set(&card->force_alloc_skb, 3);
  2766. count = newcount;
  2767. } else {
  2768. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2769. }
  2770. if (!count) {
  2771. i = 0;
  2772. list_for_each(lh, &card->qdio.in_buf_pool.entry_list)
  2773. i++;
  2774. if (i == card->qdio.in_buf_pool.buf_count) {
  2775. QETH_CARD_TEXT(card, 2, "qsarbw");
  2776. card->reclaim_index = index;
  2777. schedule_delayed_work(
  2778. &card->buffer_reclaim_work,
  2779. QETH_RECLAIM_WORK_TIME);
  2780. }
  2781. return;
  2782. }
  2783. /*
  2784. * according to old code it should be avoided to requeue all
  2785. * 128 buffers in order to benefit from PCI avoidance.
  2786. * this function keeps at least one buffer (the buffer at
  2787. * 'index') un-requeued -> this buffer is the first buffer that
  2788. * will be requeued the next time
  2789. */
  2790. if (card->options.performance_stats) {
  2791. card->perf_stats.inbound_do_qdio_cnt++;
  2792. card->perf_stats.inbound_do_qdio_start_time =
  2793. qeth_get_micros();
  2794. }
  2795. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2796. queue->next_buf_to_init, count);
  2797. if (card->options.performance_stats)
  2798. card->perf_stats.inbound_do_qdio_time +=
  2799. qeth_get_micros() -
  2800. card->perf_stats.inbound_do_qdio_start_time;
  2801. if (rc) {
  2802. QETH_CARD_TEXT(card, 2, "qinberr");
  2803. }
  2804. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2805. QDIO_MAX_BUFFERS_PER_Q;
  2806. }
  2807. }
  2808. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2809. static int qeth_handle_send_error(struct qeth_card *card,
  2810. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2811. {
  2812. int sbalf15 = buffer->buffer->element[15].sflags;
  2813. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2814. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2815. if (sbalf15 == 0) {
  2816. qdio_err = 0;
  2817. } else {
  2818. qdio_err = 1;
  2819. }
  2820. }
  2821. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2822. if (!qdio_err)
  2823. return QETH_SEND_ERROR_NONE;
  2824. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2825. return QETH_SEND_ERROR_RETRY;
  2826. QETH_CARD_TEXT(card, 1, "lnkfail");
  2827. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2828. (u16)qdio_err, (u8)sbalf15);
  2829. return QETH_SEND_ERROR_LINK_FAILURE;
  2830. }
  2831. /*
  2832. * Switched to packing state if the number of used buffers on a queue
  2833. * reaches a certain limit.
  2834. */
  2835. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2836. {
  2837. if (!queue->do_pack) {
  2838. if (atomic_read(&queue->used_buffers)
  2839. >= QETH_HIGH_WATERMARK_PACK){
  2840. /* switch non-PACKING -> PACKING */
  2841. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2842. if (queue->card->options.performance_stats)
  2843. queue->card->perf_stats.sc_dp_p++;
  2844. queue->do_pack = 1;
  2845. }
  2846. }
  2847. }
  2848. /*
  2849. * Switches from packing to non-packing mode. If there is a packing
  2850. * buffer on the queue this buffer will be prepared to be flushed.
  2851. * In that case 1 is returned to inform the caller. If no buffer
  2852. * has to be flushed, zero is returned.
  2853. */
  2854. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2855. {
  2856. struct qeth_qdio_out_buffer *buffer;
  2857. int flush_count = 0;
  2858. if (queue->do_pack) {
  2859. if (atomic_read(&queue->used_buffers)
  2860. <= QETH_LOW_WATERMARK_PACK) {
  2861. /* switch PACKING -> non-PACKING */
  2862. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  2863. if (queue->card->options.performance_stats)
  2864. queue->card->perf_stats.sc_p_dp++;
  2865. queue->do_pack = 0;
  2866. /* flush packing buffers */
  2867. buffer = queue->bufs[queue->next_buf_to_fill];
  2868. if ((atomic_read(&buffer->state) ==
  2869. QETH_QDIO_BUF_EMPTY) &&
  2870. (buffer->next_element_to_fill > 0)) {
  2871. atomic_set(&buffer->state,
  2872. QETH_QDIO_BUF_PRIMED);
  2873. flush_count++;
  2874. queue->next_buf_to_fill =
  2875. (queue->next_buf_to_fill + 1) %
  2876. QDIO_MAX_BUFFERS_PER_Q;
  2877. }
  2878. }
  2879. }
  2880. return flush_count;
  2881. }
  2882. /*
  2883. * Called to flush a packing buffer if no more pci flags are on the queue.
  2884. * Checks if there is a packing buffer and prepares it to be flushed.
  2885. * In that case returns 1, otherwise zero.
  2886. */
  2887. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2888. {
  2889. struct qeth_qdio_out_buffer *buffer;
  2890. buffer = queue->bufs[queue->next_buf_to_fill];
  2891. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2892. (buffer->next_element_to_fill > 0)) {
  2893. /* it's a packing buffer */
  2894. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2895. queue->next_buf_to_fill =
  2896. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2897. return 1;
  2898. }
  2899. return 0;
  2900. }
  2901. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2902. int count)
  2903. {
  2904. struct qeth_qdio_out_buffer *buf;
  2905. int rc;
  2906. int i;
  2907. unsigned int qdio_flags;
  2908. for (i = index; i < index + count; ++i) {
  2909. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  2910. buf = queue->bufs[bidx];
  2911. buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
  2912. SBAL_EFLAGS_LAST_ENTRY;
  2913. if (queue->bufstates)
  2914. queue->bufstates[bidx].user = buf;
  2915. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2916. continue;
  2917. if (!queue->do_pack) {
  2918. if ((atomic_read(&queue->used_buffers) >=
  2919. (QETH_HIGH_WATERMARK_PACK -
  2920. QETH_WATERMARK_PACK_FUZZ)) &&
  2921. !atomic_read(&queue->set_pci_flags_count)) {
  2922. /* it's likely that we'll go to packing
  2923. * mode soon */
  2924. atomic_inc(&queue->set_pci_flags_count);
  2925. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2926. }
  2927. } else {
  2928. if (!atomic_read(&queue->set_pci_flags_count)) {
  2929. /*
  2930. * there's no outstanding PCI any more, so we
  2931. * have to request a PCI to be sure the the PCI
  2932. * will wake at some time in the future then we
  2933. * can flush packed buffers that might still be
  2934. * hanging around, which can happen if no
  2935. * further send was requested by the stack
  2936. */
  2937. atomic_inc(&queue->set_pci_flags_count);
  2938. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2939. }
  2940. }
  2941. }
  2942. queue->card->dev->trans_start = jiffies;
  2943. if (queue->card->options.performance_stats) {
  2944. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2945. queue->card->perf_stats.outbound_do_qdio_start_time =
  2946. qeth_get_micros();
  2947. }
  2948. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2949. if (atomic_read(&queue->set_pci_flags_count))
  2950. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2951. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2952. queue->queue_no, index, count);
  2953. if (queue->card->options.performance_stats)
  2954. queue->card->perf_stats.outbound_do_qdio_time +=
  2955. qeth_get_micros() -
  2956. queue->card->perf_stats.outbound_do_qdio_start_time;
  2957. atomic_add(count, &queue->used_buffers);
  2958. if (rc) {
  2959. queue->card->stats.tx_errors += count;
  2960. /* ignore temporary SIGA errors without busy condition */
  2961. if (rc == QDIO_ERROR_SIGA_TARGET)
  2962. return;
  2963. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  2964. QETH_CARD_TEXT_(queue->card, 2, " q%d", queue->queue_no);
  2965. QETH_CARD_TEXT_(queue->card, 2, " idx%d", index);
  2966. QETH_CARD_TEXT_(queue->card, 2, " c%d", count);
  2967. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  2968. /* this must not happen under normal circumstances. if it
  2969. * happens something is really wrong -> recover */
  2970. qeth_schedule_recovery(queue->card);
  2971. return;
  2972. }
  2973. if (queue->card->options.performance_stats)
  2974. queue->card->perf_stats.bufs_sent += count;
  2975. }
  2976. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2977. {
  2978. int index;
  2979. int flush_cnt = 0;
  2980. int q_was_packing = 0;
  2981. /*
  2982. * check if weed have to switch to non-packing mode or if
  2983. * we have to get a pci flag out on the queue
  2984. */
  2985. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2986. !atomic_read(&queue->set_pci_flags_count)) {
  2987. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2988. QETH_OUT_Q_UNLOCKED) {
  2989. /*
  2990. * If we get in here, there was no action in
  2991. * do_send_packet. So, we check if there is a
  2992. * packing buffer to be flushed here.
  2993. */
  2994. netif_stop_queue(queue->card->dev);
  2995. index = queue->next_buf_to_fill;
  2996. q_was_packing = queue->do_pack;
  2997. /* queue->do_pack may change */
  2998. barrier();
  2999. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  3000. if (!flush_cnt &&
  3001. !atomic_read(&queue->set_pci_flags_count))
  3002. flush_cnt +=
  3003. qeth_flush_buffers_on_no_pci(queue);
  3004. if (queue->card->options.performance_stats &&
  3005. q_was_packing)
  3006. queue->card->perf_stats.bufs_sent_pack +=
  3007. flush_cnt;
  3008. if (flush_cnt)
  3009. qeth_flush_buffers(queue, index, flush_cnt);
  3010. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3011. }
  3012. }
  3013. }
  3014. void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
  3015. unsigned long card_ptr)
  3016. {
  3017. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3018. if (card->dev && (card->dev->flags & IFF_UP))
  3019. napi_schedule(&card->napi);
  3020. }
  3021. EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
  3022. int qeth_configure_cq(struct qeth_card *card, enum qeth_cq cq)
  3023. {
  3024. int rc;
  3025. if (card->options.cq == QETH_CQ_NOTAVAILABLE) {
  3026. rc = -1;
  3027. goto out;
  3028. } else {
  3029. if (card->options.cq == cq) {
  3030. rc = 0;
  3031. goto out;
  3032. }
  3033. if (card->state != CARD_STATE_DOWN &&
  3034. card->state != CARD_STATE_RECOVER) {
  3035. rc = -1;
  3036. goto out;
  3037. }
  3038. qeth_free_qdio_buffers(card);
  3039. card->options.cq = cq;
  3040. rc = 0;
  3041. }
  3042. out:
  3043. return rc;
  3044. }
  3045. EXPORT_SYMBOL_GPL(qeth_configure_cq);
  3046. static void qeth_qdio_cq_handler(struct qeth_card *card,
  3047. unsigned int qdio_err,
  3048. unsigned int queue, int first_element, int count) {
  3049. struct qeth_qdio_q *cq = card->qdio.c_q;
  3050. int i;
  3051. int rc;
  3052. if (!qeth_is_cq(card, queue))
  3053. goto out;
  3054. QETH_CARD_TEXT_(card, 5, "qcqhe%d", first_element);
  3055. QETH_CARD_TEXT_(card, 5, "qcqhc%d", count);
  3056. QETH_CARD_TEXT_(card, 5, "qcqherr%d", qdio_err);
  3057. if (qdio_err) {
  3058. netif_stop_queue(card->dev);
  3059. qeth_schedule_recovery(card);
  3060. goto out;
  3061. }
  3062. if (card->options.performance_stats) {
  3063. card->perf_stats.cq_cnt++;
  3064. card->perf_stats.cq_start_time = qeth_get_micros();
  3065. }
  3066. for (i = first_element; i < first_element + count; ++i) {
  3067. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3068. struct qdio_buffer *buffer = &cq->qdio_bufs[bidx];
  3069. int e;
  3070. e = 0;
  3071. while (buffer->element[e].addr) {
  3072. unsigned long phys_aob_addr;
  3073. phys_aob_addr = (unsigned long) buffer->element[e].addr;
  3074. qeth_qdio_handle_aob(card, phys_aob_addr);
  3075. buffer->element[e].addr = NULL;
  3076. buffer->element[e].eflags = 0;
  3077. buffer->element[e].sflags = 0;
  3078. buffer->element[e].length = 0;
  3079. ++e;
  3080. }
  3081. buffer->element[15].eflags = 0;
  3082. buffer->element[15].sflags = 0;
  3083. }
  3084. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, queue,
  3085. card->qdio.c_q->next_buf_to_init,
  3086. count);
  3087. if (rc) {
  3088. dev_warn(&card->gdev->dev,
  3089. "QDIO reported an error, rc=%i\n", rc);
  3090. QETH_CARD_TEXT(card, 2, "qcqherr");
  3091. }
  3092. card->qdio.c_q->next_buf_to_init = (card->qdio.c_q->next_buf_to_init
  3093. + count) % QDIO_MAX_BUFFERS_PER_Q;
  3094. netif_wake_queue(card->dev);
  3095. if (card->options.performance_stats) {
  3096. int delta_t = qeth_get_micros();
  3097. delta_t -= card->perf_stats.cq_start_time;
  3098. card->perf_stats.cq_time += delta_t;
  3099. }
  3100. out:
  3101. return;
  3102. }
  3103. void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
  3104. unsigned int queue, int first_elem, int count,
  3105. unsigned long card_ptr)
  3106. {
  3107. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3108. QETH_CARD_TEXT_(card, 2, "qihq%d", queue);
  3109. QETH_CARD_TEXT_(card, 2, "qiec%d", qdio_err);
  3110. if (qeth_is_cq(card, queue))
  3111. qeth_qdio_cq_handler(card, qdio_err, queue, first_elem, count);
  3112. else if (qdio_err)
  3113. qeth_schedule_recovery(card);
  3114. }
  3115. EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
  3116. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  3117. unsigned int qdio_error, int __queue, int first_element,
  3118. int count, unsigned long card_ptr)
  3119. {
  3120. struct qeth_card *card = (struct qeth_card *) card_ptr;
  3121. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  3122. struct qeth_qdio_out_buffer *buffer;
  3123. int i;
  3124. QETH_CARD_TEXT(card, 6, "qdouhdl");
  3125. if (qdio_error & QDIO_ERROR_ACTIVATE_CHECK_CONDITION) {
  3126. QETH_CARD_TEXT(card, 2, "achkcond");
  3127. netif_stop_queue(card->dev);
  3128. qeth_schedule_recovery(card);
  3129. return;
  3130. }
  3131. if (card->options.performance_stats) {
  3132. card->perf_stats.outbound_handler_cnt++;
  3133. card->perf_stats.outbound_handler_start_time =
  3134. qeth_get_micros();
  3135. }
  3136. for (i = first_element; i < (first_element + count); ++i) {
  3137. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3138. buffer = queue->bufs[bidx];
  3139. qeth_handle_send_error(card, buffer, qdio_error);
  3140. if (queue->bufstates &&
  3141. (queue->bufstates[bidx].flags &
  3142. QDIO_OUTBUF_STATE_FLAG_PENDING) != 0) {
  3143. BUG_ON(card->options.cq != QETH_CQ_ENABLED);
  3144. if (atomic_cmpxchg(&buffer->state,
  3145. QETH_QDIO_BUF_PRIMED,
  3146. QETH_QDIO_BUF_PENDING) ==
  3147. QETH_QDIO_BUF_PRIMED) {
  3148. qeth_notify_skbs(queue, buffer,
  3149. TX_NOTIFY_PENDING);
  3150. }
  3151. buffer->aob = queue->bufstates[bidx].aob;
  3152. QETH_CARD_TEXT_(queue->card, 5, "pel%d", bidx);
  3153. QETH_CARD_TEXT(queue->card, 5, "aob");
  3154. QETH_CARD_TEXT_(queue->card, 5, "%lx",
  3155. virt_to_phys(buffer->aob));
  3156. BUG_ON(bidx < 0 || bidx >= QDIO_MAX_BUFFERS_PER_Q);
  3157. if (qeth_init_qdio_out_buf(queue, bidx)) {
  3158. QETH_CARD_TEXT(card, 2, "outofbuf");
  3159. qeth_schedule_recovery(card);
  3160. }
  3161. } else {
  3162. if (card->options.cq == QETH_CQ_ENABLED) {
  3163. enum iucv_tx_notify n;
  3164. n = qeth_compute_cq_notification(
  3165. buffer->buffer->element[15].sflags, 0);
  3166. qeth_notify_skbs(queue, buffer, n);
  3167. }
  3168. qeth_clear_output_buffer(queue, buffer,
  3169. QETH_QDIO_BUF_EMPTY);
  3170. }
  3171. qeth_cleanup_handled_pending(queue, bidx, 0);
  3172. }
  3173. atomic_sub(count, &queue->used_buffers);
  3174. /* check if we need to do something on this outbound queue */
  3175. if (card->info.type != QETH_CARD_TYPE_IQD)
  3176. qeth_check_outbound_queue(queue);
  3177. netif_wake_queue(queue->card->dev);
  3178. if (card->options.performance_stats)
  3179. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  3180. card->perf_stats.outbound_handler_start_time;
  3181. }
  3182. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  3183. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3184. int ipv, int cast_type)
  3185. {
  3186. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSD ||
  3187. card->info.type == QETH_CARD_TYPE_OSX))
  3188. return card->qdio.default_out_queue;
  3189. switch (card->qdio.no_out_queues) {
  3190. case 4:
  3191. if (cast_type && card->info.is_multicast_different)
  3192. return card->info.is_multicast_different &
  3193. (card->qdio.no_out_queues - 1);
  3194. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3195. const u8 tos = ip_hdr(skb)->tos;
  3196. if (card->qdio.do_prio_queueing ==
  3197. QETH_PRIO_Q_ING_TOS) {
  3198. if (tos & IP_TOS_NOTIMPORTANT)
  3199. return 3;
  3200. if (tos & IP_TOS_HIGHRELIABILITY)
  3201. return 2;
  3202. if (tos & IP_TOS_HIGHTHROUGHPUT)
  3203. return 1;
  3204. if (tos & IP_TOS_LOWDELAY)
  3205. return 0;
  3206. }
  3207. if (card->qdio.do_prio_queueing ==
  3208. QETH_PRIO_Q_ING_PREC)
  3209. return 3 - (tos >> 6);
  3210. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3211. /* TODO: IPv6!!! */
  3212. }
  3213. return card->qdio.default_out_queue;
  3214. case 1: /* fallthrough for single-out-queue 1920-device */
  3215. default:
  3216. return card->qdio.default_out_queue;
  3217. }
  3218. }
  3219. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  3220. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3221. struct sk_buff *skb, int elems)
  3222. {
  3223. int dlen = skb->len - skb->data_len;
  3224. int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
  3225. PFN_DOWN((unsigned long)skb->data);
  3226. elements_needed += skb_shinfo(skb)->nr_frags;
  3227. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  3228. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  3229. "(Number=%d / Length=%d). Discarded.\n",
  3230. (elements_needed+elems), skb->len);
  3231. return 0;
  3232. }
  3233. return elements_needed;
  3234. }
  3235. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  3236. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, int len)
  3237. {
  3238. int hroom, inpage, rest;
  3239. if (((unsigned long)skb->data & PAGE_MASK) !=
  3240. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  3241. hroom = skb_headroom(skb);
  3242. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  3243. rest = len - inpage;
  3244. if (rest > hroom)
  3245. return 1;
  3246. memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
  3247. skb->data -= rest;
  3248. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  3249. }
  3250. return 0;
  3251. }
  3252. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  3253. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  3254. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  3255. int offset)
  3256. {
  3257. int length = skb->len - skb->data_len;
  3258. int length_here;
  3259. int element;
  3260. char *data;
  3261. int first_lap, cnt;
  3262. struct skb_frag_struct *frag;
  3263. element = *next_element_to_fill;
  3264. data = skb->data;
  3265. first_lap = (is_tso == 0 ? 1 : 0);
  3266. if (offset >= 0) {
  3267. data = skb->data + offset;
  3268. length -= offset;
  3269. first_lap = 0;
  3270. }
  3271. while (length > 0) {
  3272. /* length_here is the remaining amount of data in this page */
  3273. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3274. if (length < length_here)
  3275. length_here = length;
  3276. buffer->element[element].addr = data;
  3277. buffer->element[element].length = length_here;
  3278. length -= length_here;
  3279. if (!length) {
  3280. if (first_lap)
  3281. if (skb_shinfo(skb)->nr_frags)
  3282. buffer->element[element].eflags =
  3283. SBAL_EFLAGS_FIRST_FRAG;
  3284. else
  3285. buffer->element[element].eflags = 0;
  3286. else
  3287. buffer->element[element].eflags =
  3288. SBAL_EFLAGS_MIDDLE_FRAG;
  3289. } else {
  3290. if (first_lap)
  3291. buffer->element[element].eflags =
  3292. SBAL_EFLAGS_FIRST_FRAG;
  3293. else
  3294. buffer->element[element].eflags =
  3295. SBAL_EFLAGS_MIDDLE_FRAG;
  3296. }
  3297. data += length_here;
  3298. element++;
  3299. first_lap = 0;
  3300. }
  3301. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  3302. frag = &skb_shinfo(skb)->frags[cnt];
  3303. buffer->element[element].addr = (char *)
  3304. page_to_phys(skb_frag_page(frag))
  3305. + frag->page_offset;
  3306. buffer->element[element].length = frag->size;
  3307. buffer->element[element].eflags = SBAL_EFLAGS_MIDDLE_FRAG;
  3308. element++;
  3309. }
  3310. if (buffer->element[element - 1].eflags)
  3311. buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
  3312. *next_element_to_fill = element;
  3313. }
  3314. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3315. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  3316. struct qeth_hdr *hdr, int offset, int hd_len)
  3317. {
  3318. struct qdio_buffer *buffer;
  3319. int flush_cnt = 0, hdr_len, large_send = 0;
  3320. buffer = buf->buffer;
  3321. atomic_inc(&skb->users);
  3322. skb_queue_tail(&buf->skb_list, skb);
  3323. /*check first on TSO ....*/
  3324. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3325. int element = buf->next_element_to_fill;
  3326. hdr_len = sizeof(struct qeth_hdr_tso) +
  3327. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  3328. /*fill first buffer entry only with header information */
  3329. buffer->element[element].addr = skb->data;
  3330. buffer->element[element].length = hdr_len;
  3331. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3332. buf->next_element_to_fill++;
  3333. skb->data += hdr_len;
  3334. skb->len -= hdr_len;
  3335. large_send = 1;
  3336. }
  3337. if (offset >= 0) {
  3338. int element = buf->next_element_to_fill;
  3339. buffer->element[element].addr = hdr;
  3340. buffer->element[element].length = sizeof(struct qeth_hdr) +
  3341. hd_len;
  3342. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3343. buf->is_header[element] = 1;
  3344. buf->next_element_to_fill++;
  3345. }
  3346. __qeth_fill_buffer(skb, buffer, large_send,
  3347. (int *)&buf->next_element_to_fill, offset);
  3348. if (!queue->do_pack) {
  3349. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  3350. /* set state to PRIMED -> will be flushed */
  3351. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3352. flush_cnt = 1;
  3353. } else {
  3354. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  3355. if (queue->card->options.performance_stats)
  3356. queue->card->perf_stats.skbs_sent_pack++;
  3357. if (buf->next_element_to_fill >=
  3358. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3359. /*
  3360. * packed buffer if full -> set state PRIMED
  3361. * -> will be flushed
  3362. */
  3363. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3364. flush_cnt = 1;
  3365. }
  3366. }
  3367. return flush_cnt;
  3368. }
  3369. int qeth_do_send_packet_fast(struct qeth_card *card,
  3370. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  3371. struct qeth_hdr *hdr, int elements_needed,
  3372. int offset, int hd_len)
  3373. {
  3374. struct qeth_qdio_out_buffer *buffer;
  3375. int index;
  3376. /* spin until we get the queue ... */
  3377. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3378. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3379. /* ... now we've got the queue */
  3380. index = queue->next_buf_to_fill;
  3381. buffer = queue->bufs[queue->next_buf_to_fill];
  3382. /*
  3383. * check if buffer is empty to make sure that we do not 'overtake'
  3384. * ourselves and try to fill a buffer that is already primed
  3385. */
  3386. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3387. goto out;
  3388. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3389. QDIO_MAX_BUFFERS_PER_Q;
  3390. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3391. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  3392. qeth_flush_buffers(queue, index, 1);
  3393. return 0;
  3394. out:
  3395. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3396. return -EBUSY;
  3397. }
  3398. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  3399. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3400. struct sk_buff *skb, struct qeth_hdr *hdr,
  3401. int elements_needed)
  3402. {
  3403. struct qeth_qdio_out_buffer *buffer;
  3404. int start_index;
  3405. int flush_count = 0;
  3406. int do_pack = 0;
  3407. int tmp;
  3408. int rc = 0;
  3409. /* spin until we get the queue ... */
  3410. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3411. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3412. start_index = queue->next_buf_to_fill;
  3413. buffer = queue->bufs[queue->next_buf_to_fill];
  3414. /*
  3415. * check if buffer is empty to make sure that we do not 'overtake'
  3416. * ourselves and try to fill a buffer that is already primed
  3417. */
  3418. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3419. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3420. return -EBUSY;
  3421. }
  3422. /* check if we need to switch packing state of this queue */
  3423. qeth_switch_to_packing_if_needed(queue);
  3424. if (queue->do_pack) {
  3425. do_pack = 1;
  3426. /* does packet fit in current buffer? */
  3427. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  3428. buffer->next_element_to_fill) < elements_needed) {
  3429. /* ... no -> set state PRIMED */
  3430. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3431. flush_count++;
  3432. queue->next_buf_to_fill =
  3433. (queue->next_buf_to_fill + 1) %
  3434. QDIO_MAX_BUFFERS_PER_Q;
  3435. buffer = queue->bufs[queue->next_buf_to_fill];
  3436. /* we did a step forward, so check buffer state
  3437. * again */
  3438. if (atomic_read(&buffer->state) !=
  3439. QETH_QDIO_BUF_EMPTY) {
  3440. qeth_flush_buffers(queue, start_index,
  3441. flush_count);
  3442. atomic_set(&queue->state,
  3443. QETH_OUT_Q_UNLOCKED);
  3444. return -EBUSY;
  3445. }
  3446. }
  3447. }
  3448. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  3449. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3450. QDIO_MAX_BUFFERS_PER_Q;
  3451. flush_count += tmp;
  3452. if (flush_count)
  3453. qeth_flush_buffers(queue, start_index, flush_count);
  3454. else if (!atomic_read(&queue->set_pci_flags_count))
  3455. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3456. /*
  3457. * queue->state will go from LOCKED -> UNLOCKED or from
  3458. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3459. * (switch packing state or flush buffer to get another pci flag out).
  3460. * In that case we will enter this loop
  3461. */
  3462. while (atomic_dec_return(&queue->state)) {
  3463. flush_count = 0;
  3464. start_index = queue->next_buf_to_fill;
  3465. /* check if we can go back to non-packing state */
  3466. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3467. /*
  3468. * check if we need to flush a packing buffer to get a pci
  3469. * flag out on the queue
  3470. */
  3471. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3472. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3473. if (flush_count)
  3474. qeth_flush_buffers(queue, start_index, flush_count);
  3475. }
  3476. /* at this point the queue is UNLOCKED again */
  3477. if (queue->card->options.performance_stats && do_pack)
  3478. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3479. return rc;
  3480. }
  3481. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3482. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3483. struct qeth_reply *reply, unsigned long data)
  3484. {
  3485. struct qeth_ipa_cmd *cmd;
  3486. struct qeth_ipacmd_setadpparms *setparms;
  3487. QETH_CARD_TEXT(card, 4, "prmadpcb");
  3488. cmd = (struct qeth_ipa_cmd *) data;
  3489. setparms = &(cmd->data.setadapterparms);
  3490. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3491. if (cmd->hdr.return_code) {
  3492. QETH_CARD_TEXT_(card, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3493. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3494. }
  3495. card->info.promisc_mode = setparms->data.mode;
  3496. return 0;
  3497. }
  3498. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3499. {
  3500. enum qeth_ipa_promisc_modes mode;
  3501. struct net_device *dev = card->dev;
  3502. struct qeth_cmd_buffer *iob;
  3503. struct qeth_ipa_cmd *cmd;
  3504. QETH_CARD_TEXT(card, 4, "setprom");
  3505. if (((dev->flags & IFF_PROMISC) &&
  3506. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3507. (!(dev->flags & IFF_PROMISC) &&
  3508. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3509. return;
  3510. mode = SET_PROMISC_MODE_OFF;
  3511. if (dev->flags & IFF_PROMISC)
  3512. mode = SET_PROMISC_MODE_ON;
  3513. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  3514. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3515. sizeof(struct qeth_ipacmd_setadpparms));
  3516. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3517. cmd->data.setadapterparms.data.mode = mode;
  3518. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3519. }
  3520. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3521. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3522. {
  3523. struct qeth_card *card;
  3524. char dbf_text[15];
  3525. card = dev->ml_priv;
  3526. QETH_CARD_TEXT(card, 4, "chgmtu");
  3527. sprintf(dbf_text, "%8x", new_mtu);
  3528. QETH_CARD_TEXT(card, 4, dbf_text);
  3529. if (new_mtu < 64)
  3530. return -EINVAL;
  3531. if (new_mtu > 65535)
  3532. return -EINVAL;
  3533. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3534. (!qeth_mtu_is_valid(card, new_mtu)))
  3535. return -EINVAL;
  3536. dev->mtu = new_mtu;
  3537. return 0;
  3538. }
  3539. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3540. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3541. {
  3542. struct qeth_card *card;
  3543. card = dev->ml_priv;
  3544. QETH_CARD_TEXT(card, 5, "getstat");
  3545. return &card->stats;
  3546. }
  3547. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3548. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3549. struct qeth_reply *reply, unsigned long data)
  3550. {
  3551. struct qeth_ipa_cmd *cmd;
  3552. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3553. cmd = (struct qeth_ipa_cmd *) data;
  3554. if (!card->options.layer2 ||
  3555. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3556. memcpy(card->dev->dev_addr,
  3557. &cmd->data.setadapterparms.data.change_addr.addr,
  3558. OSA_ADDR_LEN);
  3559. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3560. }
  3561. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3562. return 0;
  3563. }
  3564. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3565. {
  3566. int rc;
  3567. struct qeth_cmd_buffer *iob;
  3568. struct qeth_ipa_cmd *cmd;
  3569. QETH_CARD_TEXT(card, 4, "chgmac");
  3570. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3571. sizeof(struct qeth_ipacmd_setadpparms));
  3572. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3573. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3574. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3575. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3576. card->dev->dev_addr, OSA_ADDR_LEN);
  3577. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3578. NULL);
  3579. return rc;
  3580. }
  3581. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3582. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3583. struct qeth_reply *reply, unsigned long data)
  3584. {
  3585. struct qeth_ipa_cmd *cmd;
  3586. struct qeth_set_access_ctrl *access_ctrl_req;
  3587. QETH_CARD_TEXT(card, 4, "setaccb");
  3588. cmd = (struct qeth_ipa_cmd *) data;
  3589. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3590. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3591. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3592. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3593. cmd->data.setadapterparms.hdr.return_code);
  3594. switch (cmd->data.setadapterparms.hdr.return_code) {
  3595. case SET_ACCESS_CTRL_RC_SUCCESS:
  3596. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3597. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3598. {
  3599. card->options.isolation = access_ctrl_req->subcmd_code;
  3600. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3601. dev_info(&card->gdev->dev,
  3602. "QDIO data connection isolation is deactivated\n");
  3603. } else {
  3604. dev_info(&card->gdev->dev,
  3605. "QDIO data connection isolation is activated\n");
  3606. }
  3607. QETH_DBF_MESSAGE(3, "OK:SET_ACCESS_CTRL(%s, %d)==%d\n",
  3608. card->gdev->dev.kobj.name,
  3609. access_ctrl_req->subcmd_code,
  3610. cmd->data.setadapterparms.hdr.return_code);
  3611. break;
  3612. }
  3613. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3614. {
  3615. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3616. card->gdev->dev.kobj.name,
  3617. access_ctrl_req->subcmd_code,
  3618. cmd->data.setadapterparms.hdr.return_code);
  3619. dev_err(&card->gdev->dev, "Adapter does not "
  3620. "support QDIO data connection isolation\n");
  3621. /* ensure isolation mode is "none" */
  3622. card->options.isolation = ISOLATION_MODE_NONE;
  3623. break;
  3624. }
  3625. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3626. {
  3627. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3628. card->gdev->dev.kobj.name,
  3629. access_ctrl_req->subcmd_code,
  3630. cmd->data.setadapterparms.hdr.return_code);
  3631. dev_err(&card->gdev->dev,
  3632. "Adapter is dedicated. "
  3633. "QDIO data connection isolation not supported\n");
  3634. /* ensure isolation mode is "none" */
  3635. card->options.isolation = ISOLATION_MODE_NONE;
  3636. break;
  3637. }
  3638. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3639. {
  3640. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3641. card->gdev->dev.kobj.name,
  3642. access_ctrl_req->subcmd_code,
  3643. cmd->data.setadapterparms.hdr.return_code);
  3644. dev_err(&card->gdev->dev,
  3645. "TSO does not permit QDIO data connection isolation\n");
  3646. /* ensure isolation mode is "none" */
  3647. card->options.isolation = ISOLATION_MODE_NONE;
  3648. break;
  3649. }
  3650. default:
  3651. {
  3652. /* this should never happen */
  3653. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d"
  3654. "==UNKNOWN\n",
  3655. card->gdev->dev.kobj.name,
  3656. access_ctrl_req->subcmd_code,
  3657. cmd->data.setadapterparms.hdr.return_code);
  3658. /* ensure isolation mode is "none" */
  3659. card->options.isolation = ISOLATION_MODE_NONE;
  3660. break;
  3661. }
  3662. }
  3663. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3664. return 0;
  3665. }
  3666. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3667. enum qeth_ipa_isolation_modes isolation)
  3668. {
  3669. int rc;
  3670. struct qeth_cmd_buffer *iob;
  3671. struct qeth_ipa_cmd *cmd;
  3672. struct qeth_set_access_ctrl *access_ctrl_req;
  3673. QETH_CARD_TEXT(card, 4, "setacctl");
  3674. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3675. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3676. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3677. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3678. sizeof(struct qeth_set_access_ctrl));
  3679. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3680. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3681. access_ctrl_req->subcmd_code = isolation;
  3682. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3683. NULL);
  3684. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3685. return rc;
  3686. }
  3687. int qeth_set_access_ctrl_online(struct qeth_card *card)
  3688. {
  3689. int rc = 0;
  3690. QETH_CARD_TEXT(card, 4, "setactlo");
  3691. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3692. card->info.type == QETH_CARD_TYPE_OSX) &&
  3693. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3694. rc = qeth_setadpparms_set_access_ctrl(card,
  3695. card->options.isolation);
  3696. if (rc) {
  3697. QETH_DBF_MESSAGE(3,
  3698. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3699. card->gdev->dev.kobj.name,
  3700. rc);
  3701. }
  3702. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3703. card->options.isolation = ISOLATION_MODE_NONE;
  3704. dev_err(&card->gdev->dev, "Adapter does not "
  3705. "support QDIO data connection isolation\n");
  3706. rc = -EOPNOTSUPP;
  3707. }
  3708. return rc;
  3709. }
  3710. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3711. void qeth_tx_timeout(struct net_device *dev)
  3712. {
  3713. struct qeth_card *card;
  3714. card = dev->ml_priv;
  3715. QETH_CARD_TEXT(card, 4, "txtimeo");
  3716. card->stats.tx_errors++;
  3717. qeth_schedule_recovery(card);
  3718. }
  3719. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3720. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3721. {
  3722. struct qeth_card *card = dev->ml_priv;
  3723. int rc = 0;
  3724. switch (regnum) {
  3725. case MII_BMCR: /* Basic mode control register */
  3726. rc = BMCR_FULLDPLX;
  3727. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3728. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3729. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3730. rc |= BMCR_SPEED100;
  3731. break;
  3732. case MII_BMSR: /* Basic mode status register */
  3733. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3734. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3735. BMSR_100BASE4;
  3736. break;
  3737. case MII_PHYSID1: /* PHYS ID 1 */
  3738. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3739. dev->dev_addr[2];
  3740. rc = (rc >> 5) & 0xFFFF;
  3741. break;
  3742. case MII_PHYSID2: /* PHYS ID 2 */
  3743. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3744. break;
  3745. case MII_ADVERTISE: /* Advertisement control reg */
  3746. rc = ADVERTISE_ALL;
  3747. break;
  3748. case MII_LPA: /* Link partner ability reg */
  3749. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3750. LPA_100BASE4 | LPA_LPACK;
  3751. break;
  3752. case MII_EXPANSION: /* Expansion register */
  3753. break;
  3754. case MII_DCOUNTER: /* disconnect counter */
  3755. break;
  3756. case MII_FCSCOUNTER: /* false carrier counter */
  3757. break;
  3758. case MII_NWAYTEST: /* N-way auto-neg test register */
  3759. break;
  3760. case MII_RERRCOUNTER: /* rx error counter */
  3761. rc = card->stats.rx_errors;
  3762. break;
  3763. case MII_SREVISION: /* silicon revision */
  3764. break;
  3765. case MII_RESV1: /* reserved 1 */
  3766. break;
  3767. case MII_LBRERROR: /* loopback, rx, bypass error */
  3768. break;
  3769. case MII_PHYADDR: /* physical address */
  3770. break;
  3771. case MII_RESV2: /* reserved 2 */
  3772. break;
  3773. case MII_TPISTATUS: /* TPI status for 10mbps */
  3774. break;
  3775. case MII_NCONFIG: /* network interface config */
  3776. break;
  3777. default:
  3778. break;
  3779. }
  3780. return rc;
  3781. }
  3782. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3783. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3784. struct qeth_cmd_buffer *iob, int len,
  3785. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3786. unsigned long),
  3787. void *reply_param)
  3788. {
  3789. u16 s1, s2;
  3790. QETH_CARD_TEXT(card, 4, "sendsnmp");
  3791. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3792. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3793. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3794. /* adjust PDU length fields in IPA_PDU_HEADER */
  3795. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3796. s2 = (u32) len;
  3797. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3798. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3799. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3800. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3801. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3802. reply_cb, reply_param);
  3803. }
  3804. static int qeth_snmp_command_cb(struct qeth_card *card,
  3805. struct qeth_reply *reply, unsigned long sdata)
  3806. {
  3807. struct qeth_ipa_cmd *cmd;
  3808. struct qeth_arp_query_info *qinfo;
  3809. struct qeth_snmp_cmd *snmp;
  3810. unsigned char *data;
  3811. __u16 data_len;
  3812. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  3813. cmd = (struct qeth_ipa_cmd *) sdata;
  3814. data = (unsigned char *)((char *)cmd - reply->offset);
  3815. qinfo = (struct qeth_arp_query_info *) reply->param;
  3816. snmp = &cmd->data.setadapterparms.data.snmp;
  3817. if (cmd->hdr.return_code) {
  3818. QETH_CARD_TEXT_(card, 4, "scer1%i", cmd->hdr.return_code);
  3819. return 0;
  3820. }
  3821. if (cmd->data.setadapterparms.hdr.return_code) {
  3822. cmd->hdr.return_code =
  3823. cmd->data.setadapterparms.hdr.return_code;
  3824. QETH_CARD_TEXT_(card, 4, "scer2%i", cmd->hdr.return_code);
  3825. return 0;
  3826. }
  3827. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3828. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3829. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3830. else
  3831. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3832. /* check if there is enough room in userspace */
  3833. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3834. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  3835. cmd->hdr.return_code = -ENOMEM;
  3836. return 0;
  3837. }
  3838. QETH_CARD_TEXT_(card, 4, "snore%i",
  3839. cmd->data.setadapterparms.hdr.used_total);
  3840. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  3841. cmd->data.setadapterparms.hdr.seq_no);
  3842. /*copy entries to user buffer*/
  3843. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3844. memcpy(qinfo->udata + qinfo->udata_offset,
  3845. (char *)snmp,
  3846. data_len + offsetof(struct qeth_snmp_cmd, data));
  3847. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3848. } else {
  3849. memcpy(qinfo->udata + qinfo->udata_offset,
  3850. (char *)&snmp->request, data_len);
  3851. }
  3852. qinfo->udata_offset += data_len;
  3853. /* check if all replies received ... */
  3854. QETH_CARD_TEXT_(card, 4, "srtot%i",
  3855. cmd->data.setadapterparms.hdr.used_total);
  3856. QETH_CARD_TEXT_(card, 4, "srseq%i",
  3857. cmd->data.setadapterparms.hdr.seq_no);
  3858. if (cmd->data.setadapterparms.hdr.seq_no <
  3859. cmd->data.setadapterparms.hdr.used_total)
  3860. return 1;
  3861. return 0;
  3862. }
  3863. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3864. {
  3865. struct qeth_cmd_buffer *iob;
  3866. struct qeth_ipa_cmd *cmd;
  3867. struct qeth_snmp_ureq *ureq;
  3868. int req_len;
  3869. struct qeth_arp_query_info qinfo = {0, };
  3870. int rc = 0;
  3871. QETH_CARD_TEXT(card, 3, "snmpcmd");
  3872. if (card->info.guestlan)
  3873. return -EOPNOTSUPP;
  3874. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3875. (!card->options.layer2)) {
  3876. return -EOPNOTSUPP;
  3877. }
  3878. /* skip 4 bytes (data_len struct member) to get req_len */
  3879. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3880. return -EFAULT;
  3881. ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
  3882. if (IS_ERR(ureq)) {
  3883. QETH_CARD_TEXT(card, 2, "snmpnome");
  3884. return PTR_ERR(ureq);
  3885. }
  3886. qinfo.udata_len = ureq->hdr.data_len;
  3887. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3888. if (!qinfo.udata) {
  3889. kfree(ureq);
  3890. return -ENOMEM;
  3891. }
  3892. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3893. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3894. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3895. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3896. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3897. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3898. qeth_snmp_command_cb, (void *)&qinfo);
  3899. if (rc)
  3900. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3901. QETH_CARD_IFNAME(card), rc);
  3902. else {
  3903. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3904. rc = -EFAULT;
  3905. }
  3906. kfree(ureq);
  3907. kfree(qinfo.udata);
  3908. return rc;
  3909. }
  3910. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3911. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3912. {
  3913. switch (card->info.type) {
  3914. case QETH_CARD_TYPE_IQD:
  3915. return 2;
  3916. default:
  3917. return 0;
  3918. }
  3919. }
  3920. static void qeth_determine_capabilities(struct qeth_card *card)
  3921. {
  3922. int rc;
  3923. int length;
  3924. char *prcd;
  3925. struct ccw_device *ddev;
  3926. int ddev_offline = 0;
  3927. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  3928. ddev = CARD_DDEV(card);
  3929. if (!ddev->online) {
  3930. ddev_offline = 1;
  3931. rc = ccw_device_set_online(ddev);
  3932. if (rc) {
  3933. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3934. goto out;
  3935. }
  3936. }
  3937. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  3938. if (rc) {
  3939. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  3940. dev_name(&card->gdev->dev), rc);
  3941. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3942. goto out_offline;
  3943. }
  3944. qeth_configure_unitaddr(card, prcd);
  3945. qeth_configure_blkt_default(card, prcd);
  3946. kfree(prcd);
  3947. rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
  3948. if (rc)
  3949. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  3950. QETH_DBF_TEXT_(SETUP, 2, "qfmt%d", card->ssqd.qfmt);
  3951. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac1);
  3952. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac3);
  3953. QETH_DBF_TEXT_(SETUP, 2, "icnt%d", card->ssqd.icnt);
  3954. if (!((card->ssqd.qfmt != QDIO_IQDIO_QFMT) ||
  3955. ((card->ssqd.qdioac1 & CHSC_AC1_INITIATE_INPUTQ) == 0) ||
  3956. ((card->ssqd.qdioac3 & CHSC_AC3_FORMAT2_CQ_AVAILABLE) == 0))) {
  3957. dev_info(&card->gdev->dev,
  3958. "Completion Queueing supported\n");
  3959. } else {
  3960. card->options.cq = QETH_CQ_NOTAVAILABLE;
  3961. }
  3962. out_offline:
  3963. if (ddev_offline == 1)
  3964. ccw_device_set_offline(ddev);
  3965. out:
  3966. return;
  3967. }
  3968. static inline void qeth_qdio_establish_cq(struct qeth_card *card,
  3969. struct qdio_buffer **in_sbal_ptrs,
  3970. void (**queue_start_poll) (struct ccw_device *, int, unsigned long)) {
  3971. int i;
  3972. if (card->options.cq == QETH_CQ_ENABLED) {
  3973. int offset = QDIO_MAX_BUFFERS_PER_Q *
  3974. (card->qdio.no_in_queues - 1);
  3975. i = QDIO_MAX_BUFFERS_PER_Q * (card->qdio.no_in_queues - 1);
  3976. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  3977. in_sbal_ptrs[offset + i] = (struct qdio_buffer *)
  3978. virt_to_phys(card->qdio.c_q->bufs[i].buffer);
  3979. }
  3980. queue_start_poll[card->qdio.no_in_queues - 1] = NULL;
  3981. }
  3982. }
  3983. static int qeth_qdio_establish(struct qeth_card *card)
  3984. {
  3985. struct qdio_initialize init_data;
  3986. char *qib_param_field;
  3987. struct qdio_buffer **in_sbal_ptrs;
  3988. void (**queue_start_poll) (struct ccw_device *, int, unsigned long);
  3989. struct qdio_buffer **out_sbal_ptrs;
  3990. int i, j, k;
  3991. int rc = 0;
  3992. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3993. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3994. GFP_KERNEL);
  3995. if (!qib_param_field) {
  3996. rc = -ENOMEM;
  3997. goto out_free_nothing;
  3998. }
  3999. qeth_create_qib_param_field(card, qib_param_field);
  4000. qeth_create_qib_param_field_blkt(card, qib_param_field);
  4001. in_sbal_ptrs = kzalloc(card->qdio.no_in_queues *
  4002. QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  4003. GFP_KERNEL);
  4004. if (!in_sbal_ptrs) {
  4005. rc = -ENOMEM;
  4006. goto out_free_qib_param;
  4007. }
  4008. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4009. in_sbal_ptrs[i] = (struct qdio_buffer *)
  4010. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  4011. }
  4012. queue_start_poll = kzalloc(sizeof(void *) * card->qdio.no_in_queues,
  4013. GFP_KERNEL);
  4014. if (!queue_start_poll) {
  4015. rc = -ENOMEM;
  4016. goto out_free_in_sbals;
  4017. }
  4018. for (i = 0; i < card->qdio.no_in_queues; ++i)
  4019. queue_start_poll[i] = card->discipline.start_poll;
  4020. qeth_qdio_establish_cq(card, in_sbal_ptrs, queue_start_poll);
  4021. out_sbal_ptrs =
  4022. kzalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  4023. sizeof(void *), GFP_KERNEL);
  4024. if (!out_sbal_ptrs) {
  4025. rc = -ENOMEM;
  4026. goto out_free_queue_start_poll;
  4027. }
  4028. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  4029. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  4030. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  4031. card->qdio.out_qs[i]->bufs[j]->buffer);
  4032. }
  4033. memset(&init_data, 0, sizeof(struct qdio_initialize));
  4034. init_data.cdev = CARD_DDEV(card);
  4035. init_data.q_format = qeth_get_qdio_q_format(card);
  4036. init_data.qib_param_field_format = 0;
  4037. init_data.qib_param_field = qib_param_field;
  4038. init_data.no_input_qs = card->qdio.no_in_queues;
  4039. init_data.no_output_qs = card->qdio.no_out_queues;
  4040. init_data.input_handler = card->discipline.input_handler;
  4041. init_data.output_handler = card->discipline.output_handler;
  4042. init_data.queue_start_poll = queue_start_poll;
  4043. init_data.int_parm = (unsigned long) card;
  4044. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  4045. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  4046. init_data.output_sbal_state_array = card->qdio.out_bufstates;
  4047. init_data.scan_threshold =
  4048. (card->info.type == QETH_CARD_TYPE_IQD) ? 8 : 32;
  4049. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  4050. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  4051. rc = qdio_allocate(&init_data);
  4052. if (rc) {
  4053. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4054. goto out;
  4055. }
  4056. rc = qdio_establish(&init_data);
  4057. if (rc) {
  4058. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4059. qdio_free(CARD_DDEV(card));
  4060. }
  4061. }
  4062. switch (card->options.cq) {
  4063. case QETH_CQ_ENABLED:
  4064. dev_info(&card->gdev->dev, "Completion Queue support enabled");
  4065. break;
  4066. case QETH_CQ_DISABLED:
  4067. dev_info(&card->gdev->dev, "Completion Queue support disabled");
  4068. break;
  4069. default:
  4070. break;
  4071. }
  4072. out:
  4073. kfree(out_sbal_ptrs);
  4074. out_free_queue_start_poll:
  4075. kfree(queue_start_poll);
  4076. out_free_in_sbals:
  4077. kfree(in_sbal_ptrs);
  4078. out_free_qib_param:
  4079. kfree(qib_param_field);
  4080. out_free_nothing:
  4081. return rc;
  4082. }
  4083. static void qeth_core_free_card(struct qeth_card *card)
  4084. {
  4085. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  4086. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  4087. qeth_clean_channel(&card->read);
  4088. qeth_clean_channel(&card->write);
  4089. if (card->dev)
  4090. free_netdev(card->dev);
  4091. kfree(card->ip_tbd_list);
  4092. qeth_free_qdio_buffers(card);
  4093. unregister_service_level(&card->qeth_service_level);
  4094. kfree(card);
  4095. }
  4096. static struct ccw_device_id qeth_ids[] = {
  4097. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  4098. .driver_info = QETH_CARD_TYPE_OSD},
  4099. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  4100. .driver_info = QETH_CARD_TYPE_IQD},
  4101. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  4102. .driver_info = QETH_CARD_TYPE_OSN},
  4103. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  4104. .driver_info = QETH_CARD_TYPE_OSM},
  4105. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  4106. .driver_info = QETH_CARD_TYPE_OSX},
  4107. {},
  4108. };
  4109. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  4110. static struct ccw_driver qeth_ccw_driver = {
  4111. .driver = {
  4112. .owner = THIS_MODULE,
  4113. .name = "qeth",
  4114. },
  4115. .ids = qeth_ids,
  4116. .probe = ccwgroup_probe_ccwdev,
  4117. .remove = ccwgroup_remove_ccwdev,
  4118. };
  4119. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  4120. unsigned long driver_id)
  4121. {
  4122. return ccwgroup_create_from_string(root_dev, driver_id,
  4123. &qeth_ccw_driver, 3, buf);
  4124. }
  4125. int qeth_core_hardsetup_card(struct qeth_card *card)
  4126. {
  4127. int retries = 0;
  4128. int rc;
  4129. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  4130. atomic_set(&card->force_alloc_skb, 0);
  4131. qeth_get_channel_path_desc(card);
  4132. retry:
  4133. if (retries)
  4134. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  4135. dev_name(&card->gdev->dev));
  4136. ccw_device_set_offline(CARD_DDEV(card));
  4137. ccw_device_set_offline(CARD_WDEV(card));
  4138. ccw_device_set_offline(CARD_RDEV(card));
  4139. rc = ccw_device_set_online(CARD_RDEV(card));
  4140. if (rc)
  4141. goto retriable;
  4142. rc = ccw_device_set_online(CARD_WDEV(card));
  4143. if (rc)
  4144. goto retriable;
  4145. rc = ccw_device_set_online(CARD_DDEV(card));
  4146. if (rc)
  4147. goto retriable;
  4148. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  4149. retriable:
  4150. if (rc == -ERESTARTSYS) {
  4151. QETH_DBF_TEXT(SETUP, 2, "break1");
  4152. return rc;
  4153. } else if (rc) {
  4154. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  4155. if (++retries > 3)
  4156. goto out;
  4157. else
  4158. goto retry;
  4159. }
  4160. qeth_determine_capabilities(card);
  4161. qeth_init_tokens(card);
  4162. qeth_init_func_level(card);
  4163. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  4164. if (rc == -ERESTARTSYS) {
  4165. QETH_DBF_TEXT(SETUP, 2, "break2");
  4166. return rc;
  4167. } else if (rc) {
  4168. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4169. if (--retries < 0)
  4170. goto out;
  4171. else
  4172. goto retry;
  4173. }
  4174. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  4175. if (rc == -ERESTARTSYS) {
  4176. QETH_DBF_TEXT(SETUP, 2, "break3");
  4177. return rc;
  4178. } else if (rc) {
  4179. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  4180. if (--retries < 0)
  4181. goto out;
  4182. else
  4183. goto retry;
  4184. }
  4185. card->read_or_write_problem = 0;
  4186. rc = qeth_mpc_initialize(card);
  4187. if (rc) {
  4188. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4189. goto out;
  4190. }
  4191. card->options.ipa4.supported_funcs = 0;
  4192. card->options.adp.supported_funcs = 0;
  4193. card->info.diagass_support = 0;
  4194. qeth_query_ipassists(card, QETH_PROT_IPV4);
  4195. if (qeth_is_supported(card, IPA_SETADAPTERPARMS))
  4196. qeth_query_setadapterparms(card);
  4197. if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST))
  4198. qeth_query_setdiagass(card);
  4199. return 0;
  4200. out:
  4201. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  4202. "an error on the device\n");
  4203. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  4204. dev_name(&card->gdev->dev), rc);
  4205. return rc;
  4206. }
  4207. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  4208. static inline int qeth_create_skb_frag(struct qeth_qdio_buffer *qethbuffer,
  4209. struct qdio_buffer_element *element,
  4210. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  4211. {
  4212. struct page *page = virt_to_page(element->addr);
  4213. if (*pskb == NULL) {
  4214. if (qethbuffer->rx_skb) {
  4215. /* only if qeth_card.options.cq == QETH_CQ_ENABLED */
  4216. *pskb = qethbuffer->rx_skb;
  4217. qethbuffer->rx_skb = NULL;
  4218. } else {
  4219. *pskb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  4220. if (!(*pskb))
  4221. return -ENOMEM;
  4222. }
  4223. skb_reserve(*pskb, ETH_HLEN);
  4224. if (data_len <= QETH_RX_PULL_LEN) {
  4225. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  4226. data_len);
  4227. } else {
  4228. get_page(page);
  4229. memcpy(skb_put(*pskb, QETH_RX_PULL_LEN),
  4230. element->addr + offset, QETH_RX_PULL_LEN);
  4231. skb_fill_page_desc(*pskb, *pfrag, page,
  4232. offset + QETH_RX_PULL_LEN,
  4233. data_len - QETH_RX_PULL_LEN);
  4234. (*pskb)->data_len += data_len - QETH_RX_PULL_LEN;
  4235. (*pskb)->len += data_len - QETH_RX_PULL_LEN;
  4236. (*pskb)->truesize += data_len - QETH_RX_PULL_LEN;
  4237. (*pfrag)++;
  4238. }
  4239. } else {
  4240. get_page(page);
  4241. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  4242. (*pskb)->data_len += data_len;
  4243. (*pskb)->len += data_len;
  4244. (*pskb)->truesize += data_len;
  4245. (*pfrag)++;
  4246. }
  4247. return 0;
  4248. }
  4249. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  4250. struct qeth_qdio_buffer *qethbuffer,
  4251. struct qdio_buffer_element **__element, int *__offset,
  4252. struct qeth_hdr **hdr)
  4253. {
  4254. struct qdio_buffer_element *element = *__element;
  4255. struct qdio_buffer *buffer = qethbuffer->buffer;
  4256. int offset = *__offset;
  4257. struct sk_buff *skb = NULL;
  4258. int skb_len = 0;
  4259. void *data_ptr;
  4260. int data_len;
  4261. int headroom = 0;
  4262. int use_rx_sg = 0;
  4263. int frag = 0;
  4264. /* qeth_hdr must not cross element boundaries */
  4265. if (element->length < offset + sizeof(struct qeth_hdr)) {
  4266. if (qeth_is_last_sbale(element))
  4267. return NULL;
  4268. element++;
  4269. offset = 0;
  4270. if (element->length < sizeof(struct qeth_hdr))
  4271. return NULL;
  4272. }
  4273. *hdr = element->addr + offset;
  4274. offset += sizeof(struct qeth_hdr);
  4275. switch ((*hdr)->hdr.l2.id) {
  4276. case QETH_HEADER_TYPE_LAYER2:
  4277. skb_len = (*hdr)->hdr.l2.pkt_length;
  4278. break;
  4279. case QETH_HEADER_TYPE_LAYER3:
  4280. skb_len = (*hdr)->hdr.l3.length;
  4281. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  4282. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  4283. headroom = TR_HLEN;
  4284. else
  4285. headroom = ETH_HLEN;
  4286. break;
  4287. case QETH_HEADER_TYPE_OSN:
  4288. skb_len = (*hdr)->hdr.osn.pdu_length;
  4289. headroom = sizeof(struct qeth_hdr);
  4290. break;
  4291. default:
  4292. break;
  4293. }
  4294. if (!skb_len)
  4295. return NULL;
  4296. if (((skb_len >= card->options.rx_sg_cb) &&
  4297. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  4298. (!atomic_read(&card->force_alloc_skb))) ||
  4299. (card->options.cq == QETH_CQ_ENABLED)) {
  4300. use_rx_sg = 1;
  4301. } else {
  4302. skb = dev_alloc_skb(skb_len + headroom);
  4303. if (!skb)
  4304. goto no_mem;
  4305. if (headroom)
  4306. skb_reserve(skb, headroom);
  4307. }
  4308. data_ptr = element->addr + offset;
  4309. while (skb_len) {
  4310. data_len = min(skb_len, (int)(element->length - offset));
  4311. if (data_len) {
  4312. if (use_rx_sg) {
  4313. if (qeth_create_skb_frag(qethbuffer, element,
  4314. &skb, offset, &frag, data_len))
  4315. goto no_mem;
  4316. } else {
  4317. memcpy(skb_put(skb, data_len), data_ptr,
  4318. data_len);
  4319. }
  4320. }
  4321. skb_len -= data_len;
  4322. if (skb_len) {
  4323. if (qeth_is_last_sbale(element)) {
  4324. QETH_CARD_TEXT(card, 4, "unexeob");
  4325. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  4326. dev_kfree_skb_any(skb);
  4327. card->stats.rx_errors++;
  4328. return NULL;
  4329. }
  4330. element++;
  4331. offset = 0;
  4332. data_ptr = element->addr;
  4333. } else {
  4334. offset += data_len;
  4335. }
  4336. }
  4337. *__element = element;
  4338. *__offset = offset;
  4339. if (use_rx_sg && card->options.performance_stats) {
  4340. card->perf_stats.sg_skbs_rx++;
  4341. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  4342. }
  4343. return skb;
  4344. no_mem:
  4345. if (net_ratelimit()) {
  4346. QETH_CARD_TEXT(card, 2, "noskbmem");
  4347. }
  4348. card->stats.rx_dropped++;
  4349. return NULL;
  4350. }
  4351. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  4352. static void qeth_unregister_dbf_views(void)
  4353. {
  4354. int x;
  4355. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4356. debug_unregister(qeth_dbf[x].id);
  4357. qeth_dbf[x].id = NULL;
  4358. }
  4359. }
  4360. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  4361. {
  4362. char dbf_txt_buf[32];
  4363. va_list args;
  4364. if (level > id->level)
  4365. return;
  4366. va_start(args, fmt);
  4367. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  4368. va_end(args);
  4369. debug_text_event(id, level, dbf_txt_buf);
  4370. }
  4371. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  4372. static int qeth_register_dbf_views(void)
  4373. {
  4374. int ret;
  4375. int x;
  4376. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4377. /* register the areas */
  4378. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  4379. qeth_dbf[x].pages,
  4380. qeth_dbf[x].areas,
  4381. qeth_dbf[x].len);
  4382. if (qeth_dbf[x].id == NULL) {
  4383. qeth_unregister_dbf_views();
  4384. return -ENOMEM;
  4385. }
  4386. /* register a view */
  4387. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  4388. if (ret) {
  4389. qeth_unregister_dbf_views();
  4390. return ret;
  4391. }
  4392. /* set a passing level */
  4393. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  4394. }
  4395. return 0;
  4396. }
  4397. int qeth_core_load_discipline(struct qeth_card *card,
  4398. enum qeth_discipline_id discipline)
  4399. {
  4400. int rc = 0;
  4401. switch (discipline) {
  4402. case QETH_DISCIPLINE_LAYER3:
  4403. card->discipline.ccwgdriver = try_then_request_module(
  4404. symbol_get(qeth_l3_ccwgroup_driver),
  4405. "qeth_l3");
  4406. break;
  4407. case QETH_DISCIPLINE_LAYER2:
  4408. card->discipline.ccwgdriver = try_then_request_module(
  4409. symbol_get(qeth_l2_ccwgroup_driver),
  4410. "qeth_l2");
  4411. break;
  4412. }
  4413. if (!card->discipline.ccwgdriver) {
  4414. dev_err(&card->gdev->dev, "There is no kernel module to "
  4415. "support discipline %d\n", discipline);
  4416. rc = -EINVAL;
  4417. }
  4418. return rc;
  4419. }
  4420. void qeth_core_free_discipline(struct qeth_card *card)
  4421. {
  4422. if (card->options.layer2)
  4423. symbol_put(qeth_l2_ccwgroup_driver);
  4424. else
  4425. symbol_put(qeth_l3_ccwgroup_driver);
  4426. card->discipline.ccwgdriver = NULL;
  4427. }
  4428. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  4429. {
  4430. struct qeth_card *card;
  4431. struct device *dev;
  4432. int rc;
  4433. unsigned long flags;
  4434. char dbf_name[20];
  4435. QETH_DBF_TEXT(SETUP, 2, "probedev");
  4436. dev = &gdev->dev;
  4437. if (!get_device(dev))
  4438. return -ENODEV;
  4439. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  4440. card = qeth_alloc_card();
  4441. if (!card) {
  4442. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  4443. rc = -ENOMEM;
  4444. goto err_dev;
  4445. }
  4446. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  4447. dev_name(&gdev->dev));
  4448. card->debug = debug_register(dbf_name, 2, 1, 8);
  4449. if (!card->debug) {
  4450. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  4451. rc = -ENOMEM;
  4452. goto err_card;
  4453. }
  4454. debug_register_view(card->debug, &debug_hex_ascii_view);
  4455. card->read.ccwdev = gdev->cdev[0];
  4456. card->write.ccwdev = gdev->cdev[1];
  4457. card->data.ccwdev = gdev->cdev[2];
  4458. dev_set_drvdata(&gdev->dev, card);
  4459. card->gdev = gdev;
  4460. gdev->cdev[0]->handler = qeth_irq;
  4461. gdev->cdev[1]->handler = qeth_irq;
  4462. gdev->cdev[2]->handler = qeth_irq;
  4463. rc = qeth_determine_card_type(card);
  4464. if (rc) {
  4465. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4466. goto err_dbf;
  4467. }
  4468. rc = qeth_setup_card(card);
  4469. if (rc) {
  4470. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  4471. goto err_dbf;
  4472. }
  4473. if (card->info.type == QETH_CARD_TYPE_OSN)
  4474. rc = qeth_core_create_osn_attributes(dev);
  4475. else
  4476. rc = qeth_core_create_device_attributes(dev);
  4477. if (rc)
  4478. goto err_dbf;
  4479. switch (card->info.type) {
  4480. case QETH_CARD_TYPE_OSN:
  4481. case QETH_CARD_TYPE_OSM:
  4482. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  4483. if (rc)
  4484. goto err_attr;
  4485. rc = card->discipline.ccwgdriver->probe(card->gdev);
  4486. if (rc)
  4487. goto err_disc;
  4488. case QETH_CARD_TYPE_OSD:
  4489. case QETH_CARD_TYPE_OSX:
  4490. default:
  4491. break;
  4492. }
  4493. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4494. list_add_tail(&card->list, &qeth_core_card_list.list);
  4495. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4496. qeth_determine_capabilities(card);
  4497. return 0;
  4498. err_disc:
  4499. qeth_core_free_discipline(card);
  4500. err_attr:
  4501. if (card->info.type == QETH_CARD_TYPE_OSN)
  4502. qeth_core_remove_osn_attributes(dev);
  4503. else
  4504. qeth_core_remove_device_attributes(dev);
  4505. err_dbf:
  4506. debug_unregister(card->debug);
  4507. err_card:
  4508. qeth_core_free_card(card);
  4509. err_dev:
  4510. put_device(dev);
  4511. return rc;
  4512. }
  4513. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  4514. {
  4515. unsigned long flags;
  4516. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4517. QETH_DBF_TEXT(SETUP, 2, "removedv");
  4518. if (card->info.type == QETH_CARD_TYPE_OSN) {
  4519. qeth_core_remove_osn_attributes(&gdev->dev);
  4520. } else {
  4521. qeth_core_remove_device_attributes(&gdev->dev);
  4522. }
  4523. if (card->discipline.ccwgdriver) {
  4524. card->discipline.ccwgdriver->remove(gdev);
  4525. qeth_core_free_discipline(card);
  4526. }
  4527. debug_unregister(card->debug);
  4528. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4529. list_del(&card->list);
  4530. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4531. qeth_core_free_card(card);
  4532. dev_set_drvdata(&gdev->dev, NULL);
  4533. put_device(&gdev->dev);
  4534. return;
  4535. }
  4536. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  4537. {
  4538. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4539. int rc = 0;
  4540. int def_discipline;
  4541. if (!card->discipline.ccwgdriver) {
  4542. if (card->info.type == QETH_CARD_TYPE_IQD)
  4543. def_discipline = QETH_DISCIPLINE_LAYER3;
  4544. else
  4545. def_discipline = QETH_DISCIPLINE_LAYER2;
  4546. rc = qeth_core_load_discipline(card, def_discipline);
  4547. if (rc)
  4548. goto err;
  4549. rc = card->discipline.ccwgdriver->probe(card->gdev);
  4550. if (rc)
  4551. goto err;
  4552. }
  4553. rc = card->discipline.ccwgdriver->set_online(gdev);
  4554. err:
  4555. return rc;
  4556. }
  4557. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  4558. {
  4559. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4560. return card->discipline.ccwgdriver->set_offline(gdev);
  4561. }
  4562. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  4563. {
  4564. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4565. if (card->discipline.ccwgdriver &&
  4566. card->discipline.ccwgdriver->shutdown)
  4567. card->discipline.ccwgdriver->shutdown(gdev);
  4568. }
  4569. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  4570. {
  4571. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4572. if (card->discipline.ccwgdriver &&
  4573. card->discipline.ccwgdriver->prepare)
  4574. return card->discipline.ccwgdriver->prepare(gdev);
  4575. return 0;
  4576. }
  4577. static void qeth_core_complete(struct ccwgroup_device *gdev)
  4578. {
  4579. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4580. if (card->discipline.ccwgdriver &&
  4581. card->discipline.ccwgdriver->complete)
  4582. card->discipline.ccwgdriver->complete(gdev);
  4583. }
  4584. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  4585. {
  4586. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4587. if (card->discipline.ccwgdriver &&
  4588. card->discipline.ccwgdriver->freeze)
  4589. return card->discipline.ccwgdriver->freeze(gdev);
  4590. return 0;
  4591. }
  4592. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  4593. {
  4594. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4595. if (card->discipline.ccwgdriver &&
  4596. card->discipline.ccwgdriver->thaw)
  4597. return card->discipline.ccwgdriver->thaw(gdev);
  4598. return 0;
  4599. }
  4600. static int qeth_core_restore(struct ccwgroup_device *gdev)
  4601. {
  4602. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4603. if (card->discipline.ccwgdriver &&
  4604. card->discipline.ccwgdriver->restore)
  4605. return card->discipline.ccwgdriver->restore(gdev);
  4606. return 0;
  4607. }
  4608. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  4609. .driver = {
  4610. .owner = THIS_MODULE,
  4611. .name = "qeth",
  4612. },
  4613. .driver_id = 0xD8C5E3C8,
  4614. .probe = qeth_core_probe_device,
  4615. .remove = qeth_core_remove_device,
  4616. .set_online = qeth_core_set_online,
  4617. .set_offline = qeth_core_set_offline,
  4618. .shutdown = qeth_core_shutdown,
  4619. .prepare = qeth_core_prepare,
  4620. .complete = qeth_core_complete,
  4621. .freeze = qeth_core_freeze,
  4622. .thaw = qeth_core_thaw,
  4623. .restore = qeth_core_restore,
  4624. };
  4625. static ssize_t
  4626. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  4627. size_t count)
  4628. {
  4629. int err;
  4630. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  4631. qeth_core_ccwgroup_driver.driver_id);
  4632. if (err)
  4633. return err;
  4634. else
  4635. return count;
  4636. }
  4637. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  4638. static struct {
  4639. const char str[ETH_GSTRING_LEN];
  4640. } qeth_ethtool_stats_keys[] = {
  4641. /* 0 */{"rx skbs"},
  4642. {"rx buffers"},
  4643. {"tx skbs"},
  4644. {"tx buffers"},
  4645. {"tx skbs no packing"},
  4646. {"tx buffers no packing"},
  4647. {"tx skbs packing"},
  4648. {"tx buffers packing"},
  4649. {"tx sg skbs"},
  4650. {"tx sg frags"},
  4651. /* 10 */{"rx sg skbs"},
  4652. {"rx sg frags"},
  4653. {"rx sg page allocs"},
  4654. {"tx large kbytes"},
  4655. {"tx large count"},
  4656. {"tx pk state ch n->p"},
  4657. {"tx pk state ch p->n"},
  4658. {"tx pk watermark low"},
  4659. {"tx pk watermark high"},
  4660. {"queue 0 buffer usage"},
  4661. /* 20 */{"queue 1 buffer usage"},
  4662. {"queue 2 buffer usage"},
  4663. {"queue 3 buffer usage"},
  4664. {"rx poll time"},
  4665. {"rx poll count"},
  4666. {"rx do_QDIO time"},
  4667. {"rx do_QDIO count"},
  4668. {"tx handler time"},
  4669. {"tx handler count"},
  4670. {"tx time"},
  4671. /* 30 */{"tx count"},
  4672. {"tx do_QDIO time"},
  4673. {"tx do_QDIO count"},
  4674. {"tx csum"},
  4675. {"tx lin"},
  4676. {"cq handler count"},
  4677. {"cq handler time"}
  4678. };
  4679. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  4680. {
  4681. switch (stringset) {
  4682. case ETH_SS_STATS:
  4683. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  4684. default:
  4685. return -EINVAL;
  4686. }
  4687. }
  4688. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  4689. void qeth_core_get_ethtool_stats(struct net_device *dev,
  4690. struct ethtool_stats *stats, u64 *data)
  4691. {
  4692. struct qeth_card *card = dev->ml_priv;
  4693. data[0] = card->stats.rx_packets -
  4694. card->perf_stats.initial_rx_packets;
  4695. data[1] = card->perf_stats.bufs_rec;
  4696. data[2] = card->stats.tx_packets -
  4697. card->perf_stats.initial_tx_packets;
  4698. data[3] = card->perf_stats.bufs_sent;
  4699. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  4700. - card->perf_stats.skbs_sent_pack;
  4701. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  4702. data[6] = card->perf_stats.skbs_sent_pack;
  4703. data[7] = card->perf_stats.bufs_sent_pack;
  4704. data[8] = card->perf_stats.sg_skbs_sent;
  4705. data[9] = card->perf_stats.sg_frags_sent;
  4706. data[10] = card->perf_stats.sg_skbs_rx;
  4707. data[11] = card->perf_stats.sg_frags_rx;
  4708. data[12] = card->perf_stats.sg_alloc_page_rx;
  4709. data[13] = (card->perf_stats.large_send_bytes >> 10);
  4710. data[14] = card->perf_stats.large_send_cnt;
  4711. data[15] = card->perf_stats.sc_dp_p;
  4712. data[16] = card->perf_stats.sc_p_dp;
  4713. data[17] = QETH_LOW_WATERMARK_PACK;
  4714. data[18] = QETH_HIGH_WATERMARK_PACK;
  4715. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  4716. data[20] = (card->qdio.no_out_queues > 1) ?
  4717. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  4718. data[21] = (card->qdio.no_out_queues > 2) ?
  4719. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  4720. data[22] = (card->qdio.no_out_queues > 3) ?
  4721. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  4722. data[23] = card->perf_stats.inbound_time;
  4723. data[24] = card->perf_stats.inbound_cnt;
  4724. data[25] = card->perf_stats.inbound_do_qdio_time;
  4725. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  4726. data[27] = card->perf_stats.outbound_handler_time;
  4727. data[28] = card->perf_stats.outbound_handler_cnt;
  4728. data[29] = card->perf_stats.outbound_time;
  4729. data[30] = card->perf_stats.outbound_cnt;
  4730. data[31] = card->perf_stats.outbound_do_qdio_time;
  4731. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  4732. data[33] = card->perf_stats.tx_csum;
  4733. data[34] = card->perf_stats.tx_lin;
  4734. data[35] = card->perf_stats.cq_cnt;
  4735. data[36] = card->perf_stats.cq_time;
  4736. }
  4737. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  4738. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  4739. {
  4740. switch (stringset) {
  4741. case ETH_SS_STATS:
  4742. memcpy(data, &qeth_ethtool_stats_keys,
  4743. sizeof(qeth_ethtool_stats_keys));
  4744. break;
  4745. default:
  4746. WARN_ON(1);
  4747. break;
  4748. }
  4749. }
  4750. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  4751. void qeth_core_get_drvinfo(struct net_device *dev,
  4752. struct ethtool_drvinfo *info)
  4753. {
  4754. struct qeth_card *card = dev->ml_priv;
  4755. if (card->options.layer2)
  4756. strcpy(info->driver, "qeth_l2");
  4757. else
  4758. strcpy(info->driver, "qeth_l3");
  4759. strcpy(info->version, "1.0");
  4760. strcpy(info->fw_version, card->info.mcl_level);
  4761. sprintf(info->bus_info, "%s/%s/%s",
  4762. CARD_RDEV_ID(card),
  4763. CARD_WDEV_ID(card),
  4764. CARD_DDEV_ID(card));
  4765. }
  4766. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  4767. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  4768. struct ethtool_cmd *ecmd)
  4769. {
  4770. struct qeth_card *card = netdev->ml_priv;
  4771. enum qeth_link_types link_type;
  4772. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  4773. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  4774. else
  4775. link_type = card->info.link_type;
  4776. ecmd->transceiver = XCVR_INTERNAL;
  4777. ecmd->supported = SUPPORTED_Autoneg;
  4778. ecmd->advertising = ADVERTISED_Autoneg;
  4779. ecmd->duplex = DUPLEX_FULL;
  4780. ecmd->autoneg = AUTONEG_ENABLE;
  4781. switch (link_type) {
  4782. case QETH_LINK_TYPE_FAST_ETH:
  4783. case QETH_LINK_TYPE_LANE_ETH100:
  4784. ecmd->supported |= SUPPORTED_10baseT_Half |
  4785. SUPPORTED_10baseT_Full |
  4786. SUPPORTED_100baseT_Half |
  4787. SUPPORTED_100baseT_Full |
  4788. SUPPORTED_TP;
  4789. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4790. ADVERTISED_10baseT_Full |
  4791. ADVERTISED_100baseT_Half |
  4792. ADVERTISED_100baseT_Full |
  4793. ADVERTISED_TP;
  4794. ecmd->speed = SPEED_100;
  4795. ecmd->port = PORT_TP;
  4796. break;
  4797. case QETH_LINK_TYPE_GBIT_ETH:
  4798. case QETH_LINK_TYPE_LANE_ETH1000:
  4799. ecmd->supported |= SUPPORTED_10baseT_Half |
  4800. SUPPORTED_10baseT_Full |
  4801. SUPPORTED_100baseT_Half |
  4802. SUPPORTED_100baseT_Full |
  4803. SUPPORTED_1000baseT_Half |
  4804. SUPPORTED_1000baseT_Full |
  4805. SUPPORTED_FIBRE;
  4806. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4807. ADVERTISED_10baseT_Full |
  4808. ADVERTISED_100baseT_Half |
  4809. ADVERTISED_100baseT_Full |
  4810. ADVERTISED_1000baseT_Half |
  4811. ADVERTISED_1000baseT_Full |
  4812. ADVERTISED_FIBRE;
  4813. ecmd->speed = SPEED_1000;
  4814. ecmd->port = PORT_FIBRE;
  4815. break;
  4816. case QETH_LINK_TYPE_10GBIT_ETH:
  4817. ecmd->supported |= SUPPORTED_10baseT_Half |
  4818. SUPPORTED_10baseT_Full |
  4819. SUPPORTED_100baseT_Half |
  4820. SUPPORTED_100baseT_Full |
  4821. SUPPORTED_1000baseT_Half |
  4822. SUPPORTED_1000baseT_Full |
  4823. SUPPORTED_10000baseT_Full |
  4824. SUPPORTED_FIBRE;
  4825. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4826. ADVERTISED_10baseT_Full |
  4827. ADVERTISED_100baseT_Half |
  4828. ADVERTISED_100baseT_Full |
  4829. ADVERTISED_1000baseT_Half |
  4830. ADVERTISED_1000baseT_Full |
  4831. ADVERTISED_10000baseT_Full |
  4832. ADVERTISED_FIBRE;
  4833. ecmd->speed = SPEED_10000;
  4834. ecmd->port = PORT_FIBRE;
  4835. break;
  4836. default:
  4837. ecmd->supported |= SUPPORTED_10baseT_Half |
  4838. SUPPORTED_10baseT_Full |
  4839. SUPPORTED_TP;
  4840. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4841. ADVERTISED_10baseT_Full |
  4842. ADVERTISED_TP;
  4843. ecmd->speed = SPEED_10;
  4844. ecmd->port = PORT_TP;
  4845. }
  4846. return 0;
  4847. }
  4848. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4849. static int __init qeth_core_init(void)
  4850. {
  4851. int rc;
  4852. pr_info("loading core functions\n");
  4853. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4854. rwlock_init(&qeth_core_card_list.rwlock);
  4855. rc = qeth_register_dbf_views();
  4856. if (rc)
  4857. goto out_err;
  4858. rc = ccw_driver_register(&qeth_ccw_driver);
  4859. if (rc)
  4860. goto ccw_err;
  4861. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4862. if (rc)
  4863. goto ccwgroup_err;
  4864. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4865. &driver_attr_group);
  4866. if (rc)
  4867. goto driver_err;
  4868. qeth_core_root_dev = root_device_register("qeth");
  4869. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4870. if (rc)
  4871. goto register_err;
  4872. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4873. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4874. if (!qeth_core_header_cache) {
  4875. rc = -ENOMEM;
  4876. goto slab_err;
  4877. }
  4878. qeth_qdio_outbuf_cache = kmem_cache_create("qeth_buf",
  4879. sizeof(struct qeth_qdio_out_buffer), 0, 0, NULL);
  4880. if (!qeth_qdio_outbuf_cache) {
  4881. rc = -ENOMEM;
  4882. goto cqslab_err;
  4883. }
  4884. return 0;
  4885. cqslab_err:
  4886. kmem_cache_destroy(qeth_core_header_cache);
  4887. slab_err:
  4888. root_device_unregister(qeth_core_root_dev);
  4889. register_err:
  4890. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4891. &driver_attr_group);
  4892. driver_err:
  4893. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4894. ccwgroup_err:
  4895. ccw_driver_unregister(&qeth_ccw_driver);
  4896. ccw_err:
  4897. QETH_DBF_MESSAGE(2, "Initialization failed with code %d\n", rc);
  4898. qeth_unregister_dbf_views();
  4899. out_err:
  4900. pr_err("Initializing the qeth device driver failed\n");
  4901. return rc;
  4902. }
  4903. static void __exit qeth_core_exit(void)
  4904. {
  4905. root_device_unregister(qeth_core_root_dev);
  4906. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4907. &driver_attr_group);
  4908. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4909. ccw_driver_unregister(&qeth_ccw_driver);
  4910. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  4911. kmem_cache_destroy(qeth_core_header_cache);
  4912. qeth_unregister_dbf_views();
  4913. pr_info("core functions removed\n");
  4914. }
  4915. module_init(qeth_core_init);
  4916. module_exit(qeth_core_exit);
  4917. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4918. MODULE_DESCRIPTION("qeth core functions");
  4919. MODULE_LICENSE("GPL");