intel_lvds.c 32 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138
  1. /*
  2. * Copyright © 2006-2007 Intel Corporation
  3. * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  22. * DEALINGS IN THE SOFTWARE.
  23. *
  24. * Authors:
  25. * Eric Anholt <eric@anholt.net>
  26. * Dave Airlie <airlied@linux.ie>
  27. * Jesse Barnes <jesse.barnes@intel.com>
  28. */
  29. #include <acpi/button.h>
  30. #include <linux/dmi.h>
  31. #include <linux/i2c.h>
  32. #include <linux/slab.h>
  33. #include <drm/drmP.h>
  34. #include <drm/drm_crtc.h>
  35. #include <drm/drm_edid.h>
  36. #include "intel_drv.h"
  37. #include <drm/i915_drm.h>
  38. #include "i915_drv.h"
  39. #include <linux/acpi.h>
  40. /* Private structure for the integrated LVDS support */
  41. struct intel_lvds_connector {
  42. struct intel_connector base;
  43. struct notifier_block lid_notifier;
  44. };
  45. struct intel_lvds_encoder {
  46. struct intel_encoder base;
  47. bool is_dual_link;
  48. u32 reg;
  49. struct intel_lvds_connector *attached_connector;
  50. };
  51. static struct intel_lvds_encoder *to_lvds_encoder(struct drm_encoder *encoder)
  52. {
  53. return container_of(encoder, struct intel_lvds_encoder, base.base);
  54. }
  55. static struct intel_lvds_connector *to_lvds_connector(struct drm_connector *connector)
  56. {
  57. return container_of(connector, struct intel_lvds_connector, base.base);
  58. }
  59. static bool intel_lvds_get_hw_state(struct intel_encoder *encoder,
  60. enum pipe *pipe)
  61. {
  62. struct drm_device *dev = encoder->base.dev;
  63. struct drm_i915_private *dev_priv = dev->dev_private;
  64. struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base);
  65. u32 tmp;
  66. tmp = I915_READ(lvds_encoder->reg);
  67. if (!(tmp & LVDS_PORT_EN))
  68. return false;
  69. if (HAS_PCH_CPT(dev))
  70. *pipe = PORT_TO_PIPE_CPT(tmp);
  71. else
  72. *pipe = PORT_TO_PIPE(tmp);
  73. return true;
  74. }
  75. static void intel_lvds_get_config(struct intel_encoder *encoder,
  76. struct intel_crtc_config *pipe_config)
  77. {
  78. struct drm_device *dev = encoder->base.dev;
  79. struct drm_i915_private *dev_priv = dev->dev_private;
  80. u32 lvds_reg, tmp, flags = 0;
  81. if (HAS_PCH_SPLIT(dev))
  82. lvds_reg = PCH_LVDS;
  83. else
  84. lvds_reg = LVDS;
  85. tmp = I915_READ(lvds_reg);
  86. if (tmp & LVDS_HSYNC_POLARITY)
  87. flags |= DRM_MODE_FLAG_NHSYNC;
  88. else
  89. flags |= DRM_MODE_FLAG_PHSYNC;
  90. if (tmp & LVDS_VSYNC_POLARITY)
  91. flags |= DRM_MODE_FLAG_NVSYNC;
  92. else
  93. flags |= DRM_MODE_FLAG_PVSYNC;
  94. pipe_config->adjusted_mode.flags |= flags;
  95. /* gen2/3 store dither state in pfit control, needs to match */
  96. if (INTEL_INFO(dev)->gen < 4) {
  97. tmp = I915_READ(PFIT_CONTROL);
  98. pipe_config->gmch_pfit.control |= tmp & PANEL_8TO6_DITHER_ENABLE;
  99. }
  100. }
  101. /* The LVDS pin pair needs to be on before the DPLLs are enabled.
  102. * This is an exception to the general rule that mode_set doesn't turn
  103. * things on.
  104. */
  105. static void intel_pre_enable_lvds(struct intel_encoder *encoder)
  106. {
  107. struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base);
  108. struct drm_device *dev = encoder->base.dev;
  109. struct drm_i915_private *dev_priv = dev->dev_private;
  110. struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
  111. struct drm_display_mode *fixed_mode =
  112. lvds_encoder->attached_connector->base.panel.fixed_mode;
  113. int pipe = crtc->pipe;
  114. u32 temp;
  115. if (HAS_PCH_SPLIT(dev)) {
  116. assert_fdi_rx_pll_disabled(dev_priv, pipe);
  117. assert_shared_dpll_disabled(dev_priv,
  118. intel_crtc_to_shared_dpll(crtc));
  119. } else {
  120. assert_pll_disabled(dev_priv, pipe);
  121. }
  122. temp = I915_READ(lvds_encoder->reg);
  123. temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
  124. if (HAS_PCH_CPT(dev)) {
  125. temp &= ~PORT_TRANS_SEL_MASK;
  126. temp |= PORT_TRANS_SEL_CPT(pipe);
  127. } else {
  128. if (pipe == 1) {
  129. temp |= LVDS_PIPEB_SELECT;
  130. } else {
  131. temp &= ~LVDS_PIPEB_SELECT;
  132. }
  133. }
  134. /* set the corresponsding LVDS_BORDER bit */
  135. temp &= ~LVDS_BORDER_ENABLE;
  136. temp |= crtc->config.gmch_pfit.lvds_border_bits;
  137. /* Set the B0-B3 data pairs corresponding to whether we're going to
  138. * set the DPLLs for dual-channel mode or not.
  139. */
  140. if (lvds_encoder->is_dual_link)
  141. temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
  142. else
  143. temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
  144. /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
  145. * appropriately here, but we need to look more thoroughly into how
  146. * panels behave in the two modes.
  147. */
  148. /* Set the dithering flag on LVDS as needed, note that there is no
  149. * special lvds dither control bit on pch-split platforms, dithering is
  150. * only controlled through the PIPECONF reg. */
  151. if (INTEL_INFO(dev)->gen == 4) {
  152. /* Bspec wording suggests that LVDS port dithering only exists
  153. * for 18bpp panels. */
  154. if (crtc->config.dither && crtc->config.pipe_bpp == 18)
  155. temp |= LVDS_ENABLE_DITHER;
  156. else
  157. temp &= ~LVDS_ENABLE_DITHER;
  158. }
  159. temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
  160. if (fixed_mode->flags & DRM_MODE_FLAG_NHSYNC)
  161. temp |= LVDS_HSYNC_POLARITY;
  162. if (fixed_mode->flags & DRM_MODE_FLAG_NVSYNC)
  163. temp |= LVDS_VSYNC_POLARITY;
  164. I915_WRITE(lvds_encoder->reg, temp);
  165. }
  166. /**
  167. * Sets the power state for the panel.
  168. */
  169. static void intel_enable_lvds(struct intel_encoder *encoder)
  170. {
  171. struct drm_device *dev = encoder->base.dev;
  172. struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base);
  173. struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
  174. struct drm_i915_private *dev_priv = dev->dev_private;
  175. u32 ctl_reg, stat_reg;
  176. if (HAS_PCH_SPLIT(dev)) {
  177. ctl_reg = PCH_PP_CONTROL;
  178. stat_reg = PCH_PP_STATUS;
  179. } else {
  180. ctl_reg = PP_CONTROL;
  181. stat_reg = PP_STATUS;
  182. }
  183. I915_WRITE(lvds_encoder->reg, I915_READ(lvds_encoder->reg) | LVDS_PORT_EN);
  184. I915_WRITE(ctl_reg, I915_READ(ctl_reg) | POWER_TARGET_ON);
  185. POSTING_READ(lvds_encoder->reg);
  186. if (wait_for((I915_READ(stat_reg) & PP_ON) != 0, 1000))
  187. DRM_ERROR("timed out waiting for panel to power on\n");
  188. intel_panel_enable_backlight(dev, intel_crtc->pipe);
  189. }
  190. static void intel_disable_lvds(struct intel_encoder *encoder)
  191. {
  192. struct drm_device *dev = encoder->base.dev;
  193. struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base);
  194. struct drm_i915_private *dev_priv = dev->dev_private;
  195. u32 ctl_reg, stat_reg;
  196. if (HAS_PCH_SPLIT(dev)) {
  197. ctl_reg = PCH_PP_CONTROL;
  198. stat_reg = PCH_PP_STATUS;
  199. } else {
  200. ctl_reg = PP_CONTROL;
  201. stat_reg = PP_STATUS;
  202. }
  203. intel_panel_disable_backlight(dev);
  204. I915_WRITE(ctl_reg, I915_READ(ctl_reg) & ~POWER_TARGET_ON);
  205. if (wait_for((I915_READ(stat_reg) & PP_ON) == 0, 1000))
  206. DRM_ERROR("timed out waiting for panel to power off\n");
  207. I915_WRITE(lvds_encoder->reg, I915_READ(lvds_encoder->reg) & ~LVDS_PORT_EN);
  208. POSTING_READ(lvds_encoder->reg);
  209. }
  210. static int intel_lvds_mode_valid(struct drm_connector *connector,
  211. struct drm_display_mode *mode)
  212. {
  213. struct intel_connector *intel_connector = to_intel_connector(connector);
  214. struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode;
  215. if (mode->hdisplay > fixed_mode->hdisplay)
  216. return MODE_PANEL;
  217. if (mode->vdisplay > fixed_mode->vdisplay)
  218. return MODE_PANEL;
  219. return MODE_OK;
  220. }
  221. static bool intel_lvds_compute_config(struct intel_encoder *intel_encoder,
  222. struct intel_crtc_config *pipe_config)
  223. {
  224. struct drm_device *dev = intel_encoder->base.dev;
  225. struct drm_i915_private *dev_priv = dev->dev_private;
  226. struct intel_lvds_encoder *lvds_encoder =
  227. to_lvds_encoder(&intel_encoder->base);
  228. struct intel_connector *intel_connector =
  229. &lvds_encoder->attached_connector->base;
  230. struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
  231. struct intel_crtc *intel_crtc = lvds_encoder->base.new_crtc;
  232. unsigned int lvds_bpp;
  233. /* Should never happen!! */
  234. if (INTEL_INFO(dev)->gen < 4 && intel_crtc->pipe == 0) {
  235. DRM_ERROR("Can't support LVDS on pipe A\n");
  236. return false;
  237. }
  238. if ((I915_READ(lvds_encoder->reg) & LVDS_A3_POWER_MASK) ==
  239. LVDS_A3_POWER_UP)
  240. lvds_bpp = 8*3;
  241. else
  242. lvds_bpp = 6*3;
  243. if (lvds_bpp != pipe_config->pipe_bpp && !pipe_config->bw_constrained) {
  244. DRM_DEBUG_KMS("forcing display bpp (was %d) to LVDS (%d)\n",
  245. pipe_config->pipe_bpp, lvds_bpp);
  246. pipe_config->pipe_bpp = lvds_bpp;
  247. }
  248. /*
  249. * We have timings from the BIOS for the panel, put them in
  250. * to the adjusted mode. The CRTC will be set up for this mode,
  251. * with the panel scaling set up to source from the H/VDisplay
  252. * of the original mode.
  253. */
  254. intel_fixed_panel_mode(intel_connector->panel.fixed_mode,
  255. adjusted_mode);
  256. if (HAS_PCH_SPLIT(dev)) {
  257. pipe_config->has_pch_encoder = true;
  258. intel_pch_panel_fitting(intel_crtc, pipe_config,
  259. intel_connector->panel.fitting_mode);
  260. } else {
  261. intel_gmch_panel_fitting(intel_crtc, pipe_config,
  262. intel_connector->panel.fitting_mode);
  263. }
  264. /*
  265. * XXX: It would be nice to support lower refresh rates on the
  266. * panels to reduce power consumption, and perhaps match the
  267. * user's requested refresh rate.
  268. */
  269. return true;
  270. }
  271. static void intel_lvds_mode_set(struct drm_encoder *encoder,
  272. struct drm_display_mode *mode,
  273. struct drm_display_mode *adjusted_mode)
  274. {
  275. /*
  276. * The LVDS pin pair will already have been turned on in the
  277. * intel_crtc_mode_set since it has a large impact on the DPLL
  278. * settings.
  279. */
  280. }
  281. /**
  282. * Detect the LVDS connection.
  283. *
  284. * Since LVDS doesn't have hotlug, we use the lid as a proxy. Open means
  285. * connected and closed means disconnected. We also send hotplug events as
  286. * needed, using lid status notification from the input layer.
  287. */
  288. static enum drm_connector_status
  289. intel_lvds_detect(struct drm_connector *connector, bool force)
  290. {
  291. struct drm_device *dev = connector->dev;
  292. enum drm_connector_status status;
  293. DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
  294. connector->base.id, drm_get_connector_name(connector));
  295. status = intel_panel_detect(dev);
  296. if (status != connector_status_unknown)
  297. return status;
  298. return connector_status_connected;
  299. }
  300. /**
  301. * Return the list of DDC modes if available, or the BIOS fixed mode otherwise.
  302. */
  303. static int intel_lvds_get_modes(struct drm_connector *connector)
  304. {
  305. struct intel_lvds_connector *lvds_connector = to_lvds_connector(connector);
  306. struct drm_device *dev = connector->dev;
  307. struct drm_display_mode *mode;
  308. /* use cached edid if we have one */
  309. if (!IS_ERR_OR_NULL(lvds_connector->base.edid))
  310. return drm_add_edid_modes(connector, lvds_connector->base.edid);
  311. mode = drm_mode_duplicate(dev, lvds_connector->base.panel.fixed_mode);
  312. if (mode == NULL)
  313. return 0;
  314. drm_mode_probed_add(connector, mode);
  315. return 1;
  316. }
  317. static int intel_no_modeset_on_lid_dmi_callback(const struct dmi_system_id *id)
  318. {
  319. DRM_INFO("Skipping forced modeset for %s\n", id->ident);
  320. return 1;
  321. }
  322. /* The GPU hangs up on these systems if modeset is performed on LID open */
  323. static const struct dmi_system_id intel_no_modeset_on_lid[] = {
  324. {
  325. .callback = intel_no_modeset_on_lid_dmi_callback,
  326. .ident = "Toshiba Tecra A11",
  327. .matches = {
  328. DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
  329. DMI_MATCH(DMI_PRODUCT_NAME, "TECRA A11"),
  330. },
  331. },
  332. { } /* terminating entry */
  333. };
  334. /*
  335. * Lid events. Note the use of 'modeset':
  336. * - we set it to MODESET_ON_LID_OPEN on lid close,
  337. * and set it to MODESET_DONE on open
  338. * - we use it as a "only once" bit (ie we ignore
  339. * duplicate events where it was already properly set)
  340. * - the suspend/resume paths will set it to
  341. * MODESET_SUSPENDED and ignore the lid open event,
  342. * because they restore the mode ("lid open").
  343. */
  344. static int intel_lid_notify(struct notifier_block *nb, unsigned long val,
  345. void *unused)
  346. {
  347. struct intel_lvds_connector *lvds_connector =
  348. container_of(nb, struct intel_lvds_connector, lid_notifier);
  349. struct drm_connector *connector = &lvds_connector->base.base;
  350. struct drm_device *dev = connector->dev;
  351. struct drm_i915_private *dev_priv = dev->dev_private;
  352. if (dev->switch_power_state != DRM_SWITCH_POWER_ON)
  353. return NOTIFY_OK;
  354. mutex_lock(&dev_priv->modeset_restore_lock);
  355. if (dev_priv->modeset_restore == MODESET_SUSPENDED)
  356. goto exit;
  357. /*
  358. * check and update the status of LVDS connector after receiving
  359. * the LID nofication event.
  360. */
  361. connector->status = connector->funcs->detect(connector, false);
  362. /* Don't force modeset on machines where it causes a GPU lockup */
  363. if (dmi_check_system(intel_no_modeset_on_lid))
  364. goto exit;
  365. if (!acpi_lid_open()) {
  366. /* do modeset on next lid open event */
  367. dev_priv->modeset_restore = MODESET_ON_LID_OPEN;
  368. goto exit;
  369. }
  370. if (dev_priv->modeset_restore == MODESET_DONE)
  371. goto exit;
  372. drm_modeset_lock_all(dev);
  373. intel_modeset_setup_hw_state(dev, true);
  374. drm_modeset_unlock_all(dev);
  375. dev_priv->modeset_restore = MODESET_DONE;
  376. exit:
  377. mutex_unlock(&dev_priv->modeset_restore_lock);
  378. return NOTIFY_OK;
  379. }
  380. /**
  381. * intel_lvds_destroy - unregister and free LVDS structures
  382. * @connector: connector to free
  383. *
  384. * Unregister the DDC bus for this connector then free the driver private
  385. * structure.
  386. */
  387. static void intel_lvds_destroy(struct drm_connector *connector)
  388. {
  389. struct intel_lvds_connector *lvds_connector =
  390. to_lvds_connector(connector);
  391. if (lvds_connector->lid_notifier.notifier_call)
  392. acpi_lid_notifier_unregister(&lvds_connector->lid_notifier);
  393. if (!IS_ERR_OR_NULL(lvds_connector->base.edid))
  394. kfree(lvds_connector->base.edid);
  395. intel_panel_fini(&lvds_connector->base.panel);
  396. drm_sysfs_connector_remove(connector);
  397. drm_connector_cleanup(connector);
  398. kfree(connector);
  399. }
  400. static int intel_lvds_set_property(struct drm_connector *connector,
  401. struct drm_property *property,
  402. uint64_t value)
  403. {
  404. struct intel_connector *intel_connector = to_intel_connector(connector);
  405. struct drm_device *dev = connector->dev;
  406. if (property == dev->mode_config.scaling_mode_property) {
  407. struct drm_crtc *crtc;
  408. if (value == DRM_MODE_SCALE_NONE) {
  409. DRM_DEBUG_KMS("no scaling not supported\n");
  410. return -EINVAL;
  411. }
  412. if (intel_connector->panel.fitting_mode == value) {
  413. /* the LVDS scaling property is not changed */
  414. return 0;
  415. }
  416. intel_connector->panel.fitting_mode = value;
  417. crtc = intel_attached_encoder(connector)->base.crtc;
  418. if (crtc && crtc->enabled) {
  419. /*
  420. * If the CRTC is enabled, the display will be changed
  421. * according to the new panel fitting mode.
  422. */
  423. intel_crtc_restore_mode(crtc);
  424. }
  425. }
  426. return 0;
  427. }
  428. static const struct drm_encoder_helper_funcs intel_lvds_helper_funcs = {
  429. .mode_set = intel_lvds_mode_set,
  430. };
  431. static const struct drm_connector_helper_funcs intel_lvds_connector_helper_funcs = {
  432. .get_modes = intel_lvds_get_modes,
  433. .mode_valid = intel_lvds_mode_valid,
  434. .best_encoder = intel_best_encoder,
  435. };
  436. static const struct drm_connector_funcs intel_lvds_connector_funcs = {
  437. .dpms = intel_connector_dpms,
  438. .detect = intel_lvds_detect,
  439. .fill_modes = drm_helper_probe_single_connector_modes,
  440. .set_property = intel_lvds_set_property,
  441. .destroy = intel_lvds_destroy,
  442. };
  443. static const struct drm_encoder_funcs intel_lvds_enc_funcs = {
  444. .destroy = intel_encoder_destroy,
  445. };
  446. static int __init intel_no_lvds_dmi_callback(const struct dmi_system_id *id)
  447. {
  448. DRM_INFO("Skipping LVDS initialization for %s\n", id->ident);
  449. return 1;
  450. }
  451. /* These systems claim to have LVDS, but really don't */
  452. static const struct dmi_system_id intel_no_lvds[] = {
  453. {
  454. .callback = intel_no_lvds_dmi_callback,
  455. .ident = "Apple Mac Mini (Core series)",
  456. .matches = {
  457. DMI_MATCH(DMI_SYS_VENDOR, "Apple"),
  458. DMI_MATCH(DMI_PRODUCT_NAME, "Macmini1,1"),
  459. },
  460. },
  461. {
  462. .callback = intel_no_lvds_dmi_callback,
  463. .ident = "Apple Mac Mini (Core 2 series)",
  464. .matches = {
  465. DMI_MATCH(DMI_SYS_VENDOR, "Apple"),
  466. DMI_MATCH(DMI_PRODUCT_NAME, "Macmini2,1"),
  467. },
  468. },
  469. {
  470. .callback = intel_no_lvds_dmi_callback,
  471. .ident = "MSI IM-945GSE-A",
  472. .matches = {
  473. DMI_MATCH(DMI_SYS_VENDOR, "MSI"),
  474. DMI_MATCH(DMI_PRODUCT_NAME, "A9830IMS"),
  475. },
  476. },
  477. {
  478. .callback = intel_no_lvds_dmi_callback,
  479. .ident = "Dell Studio Hybrid",
  480. .matches = {
  481. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  482. DMI_MATCH(DMI_PRODUCT_NAME, "Studio Hybrid 140g"),
  483. },
  484. },
  485. {
  486. .callback = intel_no_lvds_dmi_callback,
  487. .ident = "Dell OptiPlex FX170",
  488. .matches = {
  489. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  490. DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex FX170"),
  491. },
  492. },
  493. {
  494. .callback = intel_no_lvds_dmi_callback,
  495. .ident = "AOpen Mini PC",
  496. .matches = {
  497. DMI_MATCH(DMI_SYS_VENDOR, "AOpen"),
  498. DMI_MATCH(DMI_PRODUCT_NAME, "i965GMx-IF"),
  499. },
  500. },
  501. {
  502. .callback = intel_no_lvds_dmi_callback,
  503. .ident = "AOpen Mini PC MP915",
  504. .matches = {
  505. DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
  506. DMI_MATCH(DMI_BOARD_NAME, "i915GMx-F"),
  507. },
  508. },
  509. {
  510. .callback = intel_no_lvds_dmi_callback,
  511. .ident = "AOpen i915GMm-HFS",
  512. .matches = {
  513. DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
  514. DMI_MATCH(DMI_BOARD_NAME, "i915GMm-HFS"),
  515. },
  516. },
  517. {
  518. .callback = intel_no_lvds_dmi_callback,
  519. .ident = "AOpen i45GMx-I",
  520. .matches = {
  521. DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
  522. DMI_MATCH(DMI_BOARD_NAME, "i45GMx-I"),
  523. },
  524. },
  525. {
  526. .callback = intel_no_lvds_dmi_callback,
  527. .ident = "Aopen i945GTt-VFA",
  528. .matches = {
  529. DMI_MATCH(DMI_PRODUCT_VERSION, "AO00001JW"),
  530. },
  531. },
  532. {
  533. .callback = intel_no_lvds_dmi_callback,
  534. .ident = "Clientron U800",
  535. .matches = {
  536. DMI_MATCH(DMI_SYS_VENDOR, "Clientron"),
  537. DMI_MATCH(DMI_PRODUCT_NAME, "U800"),
  538. },
  539. },
  540. {
  541. .callback = intel_no_lvds_dmi_callback,
  542. .ident = "Clientron E830",
  543. .matches = {
  544. DMI_MATCH(DMI_SYS_VENDOR, "Clientron"),
  545. DMI_MATCH(DMI_PRODUCT_NAME, "E830"),
  546. },
  547. },
  548. {
  549. .callback = intel_no_lvds_dmi_callback,
  550. .ident = "Asus EeeBox PC EB1007",
  551. .matches = {
  552. DMI_MATCH(DMI_SYS_VENDOR, "ASUSTeK Computer INC."),
  553. DMI_MATCH(DMI_PRODUCT_NAME, "EB1007"),
  554. },
  555. },
  556. {
  557. .callback = intel_no_lvds_dmi_callback,
  558. .ident = "Asus AT5NM10T-I",
  559. .matches = {
  560. DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."),
  561. DMI_MATCH(DMI_BOARD_NAME, "AT5NM10T-I"),
  562. },
  563. },
  564. {
  565. .callback = intel_no_lvds_dmi_callback,
  566. .ident = "Hewlett-Packard HP t5740",
  567. .matches = {
  568. DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
  569. DMI_MATCH(DMI_PRODUCT_NAME, " t5740"),
  570. },
  571. },
  572. {
  573. .callback = intel_no_lvds_dmi_callback,
  574. .ident = "Hewlett-Packard t5745",
  575. .matches = {
  576. DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
  577. DMI_MATCH(DMI_PRODUCT_NAME, "hp t5745"),
  578. },
  579. },
  580. {
  581. .callback = intel_no_lvds_dmi_callback,
  582. .ident = "Hewlett-Packard st5747",
  583. .matches = {
  584. DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
  585. DMI_MATCH(DMI_PRODUCT_NAME, "hp st5747"),
  586. },
  587. },
  588. {
  589. .callback = intel_no_lvds_dmi_callback,
  590. .ident = "MSI Wind Box DC500",
  591. .matches = {
  592. DMI_MATCH(DMI_BOARD_VENDOR, "MICRO-STAR INTERNATIONAL CO., LTD"),
  593. DMI_MATCH(DMI_BOARD_NAME, "MS-7469"),
  594. },
  595. },
  596. {
  597. .callback = intel_no_lvds_dmi_callback,
  598. .ident = "Gigabyte GA-D525TUD",
  599. .matches = {
  600. DMI_MATCH(DMI_BOARD_VENDOR, "Gigabyte Technology Co., Ltd."),
  601. DMI_MATCH(DMI_BOARD_NAME, "D525TUD"),
  602. },
  603. },
  604. {
  605. .callback = intel_no_lvds_dmi_callback,
  606. .ident = "Supermicro X7SPA-H",
  607. .matches = {
  608. DMI_MATCH(DMI_SYS_VENDOR, "Supermicro"),
  609. DMI_MATCH(DMI_PRODUCT_NAME, "X7SPA-H"),
  610. },
  611. },
  612. {
  613. .callback = intel_no_lvds_dmi_callback,
  614. .ident = "Fujitsu Esprimo Q900",
  615. .matches = {
  616. DMI_MATCH(DMI_SYS_VENDOR, "FUJITSU"),
  617. DMI_MATCH(DMI_PRODUCT_NAME, "ESPRIMO Q900"),
  618. },
  619. },
  620. {
  621. .callback = intel_no_lvds_dmi_callback,
  622. .ident = "Intel D510MO",
  623. .matches = {
  624. DMI_MATCH(DMI_BOARD_VENDOR, "Intel"),
  625. DMI_EXACT_MATCH(DMI_BOARD_NAME, "D510MO"),
  626. },
  627. },
  628. {
  629. .callback = intel_no_lvds_dmi_callback,
  630. .ident = "Intel D525MW",
  631. .matches = {
  632. DMI_MATCH(DMI_BOARD_VENDOR, "Intel"),
  633. DMI_EXACT_MATCH(DMI_BOARD_NAME, "D525MW"),
  634. },
  635. },
  636. { } /* terminating entry */
  637. };
  638. /**
  639. * intel_find_lvds_downclock - find the reduced downclock for LVDS in EDID
  640. * @dev: drm device
  641. * @connector: LVDS connector
  642. *
  643. * Find the reduced downclock for LVDS in EDID.
  644. */
  645. static void intel_find_lvds_downclock(struct drm_device *dev,
  646. struct drm_display_mode *fixed_mode,
  647. struct drm_connector *connector)
  648. {
  649. struct drm_i915_private *dev_priv = dev->dev_private;
  650. struct drm_display_mode *scan;
  651. int temp_downclock;
  652. temp_downclock = fixed_mode->clock;
  653. list_for_each_entry(scan, &connector->probed_modes, head) {
  654. /*
  655. * If one mode has the same resolution with the fixed_panel
  656. * mode while they have the different refresh rate, it means
  657. * that the reduced downclock is found for the LVDS. In such
  658. * case we can set the different FPx0/1 to dynamically select
  659. * between low and high frequency.
  660. */
  661. if (scan->hdisplay == fixed_mode->hdisplay &&
  662. scan->hsync_start == fixed_mode->hsync_start &&
  663. scan->hsync_end == fixed_mode->hsync_end &&
  664. scan->htotal == fixed_mode->htotal &&
  665. scan->vdisplay == fixed_mode->vdisplay &&
  666. scan->vsync_start == fixed_mode->vsync_start &&
  667. scan->vsync_end == fixed_mode->vsync_end &&
  668. scan->vtotal == fixed_mode->vtotal) {
  669. if (scan->clock < temp_downclock) {
  670. /*
  671. * The downclock is already found. But we
  672. * expect to find the lower downclock.
  673. */
  674. temp_downclock = scan->clock;
  675. }
  676. }
  677. }
  678. if (temp_downclock < fixed_mode->clock && i915_lvds_downclock) {
  679. /* We found the downclock for LVDS. */
  680. dev_priv->lvds_downclock_avail = 1;
  681. dev_priv->lvds_downclock = temp_downclock;
  682. DRM_DEBUG_KMS("LVDS downclock is found in EDID. "
  683. "Normal clock %dKhz, downclock %dKhz\n",
  684. fixed_mode->clock, temp_downclock);
  685. }
  686. }
  687. /*
  688. * Enumerate the child dev array parsed from VBT to check whether
  689. * the LVDS is present.
  690. * If it is present, return 1.
  691. * If it is not present, return false.
  692. * If no child dev is parsed from VBT, it assumes that the LVDS is present.
  693. */
  694. static bool lvds_is_present_in_vbt(struct drm_device *dev,
  695. u8 *i2c_pin)
  696. {
  697. struct drm_i915_private *dev_priv = dev->dev_private;
  698. int i;
  699. if (!dev_priv->vbt.child_dev_num)
  700. return true;
  701. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  702. struct child_device_config *child = dev_priv->vbt.child_dev + i;
  703. /* If the device type is not LFP, continue.
  704. * We have to check both the new identifiers as well as the
  705. * old for compatibility with some BIOSes.
  706. */
  707. if (child->device_type != DEVICE_TYPE_INT_LFP &&
  708. child->device_type != DEVICE_TYPE_LFP)
  709. continue;
  710. if (intel_gmbus_is_port_valid(child->i2c_pin))
  711. *i2c_pin = child->i2c_pin;
  712. /* However, we cannot trust the BIOS writers to populate
  713. * the VBT correctly. Since LVDS requires additional
  714. * information from AIM blocks, a non-zero addin offset is
  715. * a good indicator that the LVDS is actually present.
  716. */
  717. if (child->addin_offset)
  718. return true;
  719. /* But even then some BIOS writers perform some black magic
  720. * and instantiate the device without reference to any
  721. * additional data. Trust that if the VBT was written into
  722. * the OpRegion then they have validated the LVDS's existence.
  723. */
  724. if (dev_priv->opregion.vbt)
  725. return true;
  726. }
  727. return false;
  728. }
  729. static int intel_dual_link_lvds_callback(const struct dmi_system_id *id)
  730. {
  731. DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident);
  732. return 1;
  733. }
  734. static const struct dmi_system_id intel_dual_link_lvds[] = {
  735. {
  736. .callback = intel_dual_link_lvds_callback,
  737. .ident = "Apple MacBook Pro (Core i5/i7 Series)",
  738. .matches = {
  739. DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."),
  740. DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro8,2"),
  741. },
  742. },
  743. { } /* terminating entry */
  744. };
  745. bool intel_is_dual_link_lvds(struct drm_device *dev)
  746. {
  747. struct intel_encoder *encoder;
  748. struct intel_lvds_encoder *lvds_encoder;
  749. list_for_each_entry(encoder, &dev->mode_config.encoder_list,
  750. base.head) {
  751. if (encoder->type == INTEL_OUTPUT_LVDS) {
  752. lvds_encoder = to_lvds_encoder(&encoder->base);
  753. return lvds_encoder->is_dual_link;
  754. }
  755. }
  756. return false;
  757. }
  758. static bool compute_is_dual_link_lvds(struct intel_lvds_encoder *lvds_encoder)
  759. {
  760. struct drm_device *dev = lvds_encoder->base.base.dev;
  761. unsigned int val;
  762. struct drm_i915_private *dev_priv = dev->dev_private;
  763. /* use the module option value if specified */
  764. if (i915_lvds_channel_mode > 0)
  765. return i915_lvds_channel_mode == 2;
  766. if (dmi_check_system(intel_dual_link_lvds))
  767. return true;
  768. /* BIOS should set the proper LVDS register value at boot, but
  769. * in reality, it doesn't set the value when the lid is closed;
  770. * we need to check "the value to be set" in VBT when LVDS
  771. * register is uninitialized.
  772. */
  773. val = I915_READ(lvds_encoder->reg);
  774. if (!(val & ~(LVDS_PIPE_MASK | LVDS_DETECTED)))
  775. val = dev_priv->vbt.bios_lvds_val;
  776. return (val & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP;
  777. }
  778. static bool intel_lvds_supported(struct drm_device *dev)
  779. {
  780. /* With the introduction of the PCH we gained a dedicated
  781. * LVDS presence pin, use it. */
  782. if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
  783. return true;
  784. /* Otherwise LVDS was only attached to mobile products,
  785. * except for the inglorious 830gm */
  786. if (INTEL_INFO(dev)->gen <= 4 && IS_MOBILE(dev) && !IS_I830(dev))
  787. return true;
  788. return false;
  789. }
  790. /**
  791. * intel_lvds_init - setup LVDS connectors on this device
  792. * @dev: drm device
  793. *
  794. * Create the connector, register the LVDS DDC bus, and try to figure out what
  795. * modes we can display on the LVDS panel (if present).
  796. */
  797. void intel_lvds_init(struct drm_device *dev)
  798. {
  799. struct drm_i915_private *dev_priv = dev->dev_private;
  800. struct intel_lvds_encoder *lvds_encoder;
  801. struct intel_encoder *intel_encoder;
  802. struct intel_lvds_connector *lvds_connector;
  803. struct intel_connector *intel_connector;
  804. struct drm_connector *connector;
  805. struct drm_encoder *encoder;
  806. struct drm_display_mode *scan; /* *modes, *bios_mode; */
  807. struct drm_display_mode *fixed_mode = NULL;
  808. struct edid *edid;
  809. struct drm_crtc *crtc;
  810. u32 lvds;
  811. int pipe;
  812. u8 pin;
  813. if (!intel_lvds_supported(dev))
  814. return;
  815. /* Skip init on machines we know falsely report LVDS */
  816. if (dmi_check_system(intel_no_lvds))
  817. return;
  818. pin = GMBUS_PORT_PANEL;
  819. if (!lvds_is_present_in_vbt(dev, &pin)) {
  820. DRM_DEBUG_KMS("LVDS is not present in VBT\n");
  821. return;
  822. }
  823. if (HAS_PCH_SPLIT(dev)) {
  824. if ((I915_READ(PCH_LVDS) & LVDS_DETECTED) == 0)
  825. return;
  826. if (dev_priv->vbt.edp_support) {
  827. DRM_DEBUG_KMS("disable LVDS for eDP support\n");
  828. return;
  829. }
  830. }
  831. lvds_encoder = kzalloc(sizeof(struct intel_lvds_encoder), GFP_KERNEL);
  832. if (!lvds_encoder)
  833. return;
  834. lvds_connector = kzalloc(sizeof(struct intel_lvds_connector), GFP_KERNEL);
  835. if (!lvds_connector) {
  836. kfree(lvds_encoder);
  837. return;
  838. }
  839. lvds_encoder->attached_connector = lvds_connector;
  840. intel_encoder = &lvds_encoder->base;
  841. encoder = &intel_encoder->base;
  842. intel_connector = &lvds_connector->base;
  843. connector = &intel_connector->base;
  844. drm_connector_init(dev, &intel_connector->base, &intel_lvds_connector_funcs,
  845. DRM_MODE_CONNECTOR_LVDS);
  846. drm_encoder_init(dev, &intel_encoder->base, &intel_lvds_enc_funcs,
  847. DRM_MODE_ENCODER_LVDS);
  848. intel_encoder->enable = intel_enable_lvds;
  849. intel_encoder->pre_enable = intel_pre_enable_lvds;
  850. intel_encoder->compute_config = intel_lvds_compute_config;
  851. intel_encoder->disable = intel_disable_lvds;
  852. intel_encoder->get_hw_state = intel_lvds_get_hw_state;
  853. intel_encoder->get_config = intel_lvds_get_config;
  854. intel_connector->get_hw_state = intel_connector_get_hw_state;
  855. intel_connector_attach_encoder(intel_connector, intel_encoder);
  856. intel_encoder->type = INTEL_OUTPUT_LVDS;
  857. intel_encoder->cloneable = false;
  858. if (HAS_PCH_SPLIT(dev))
  859. intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
  860. else if (IS_GEN4(dev))
  861. intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
  862. else
  863. intel_encoder->crtc_mask = (1 << 1);
  864. drm_encoder_helper_add(encoder, &intel_lvds_helper_funcs);
  865. drm_connector_helper_add(connector, &intel_lvds_connector_helper_funcs);
  866. connector->display_info.subpixel_order = SubPixelHorizontalRGB;
  867. connector->interlace_allowed = false;
  868. connector->doublescan_allowed = false;
  869. if (HAS_PCH_SPLIT(dev)) {
  870. lvds_encoder->reg = PCH_LVDS;
  871. } else {
  872. lvds_encoder->reg = LVDS;
  873. }
  874. /* create the scaling mode property */
  875. drm_mode_create_scaling_mode_property(dev);
  876. drm_object_attach_property(&connector->base,
  877. dev->mode_config.scaling_mode_property,
  878. DRM_MODE_SCALE_ASPECT);
  879. intel_connector->panel.fitting_mode = DRM_MODE_SCALE_ASPECT;
  880. /*
  881. * LVDS discovery:
  882. * 1) check for EDID on DDC
  883. * 2) check for VBT data
  884. * 3) check to see if LVDS is already on
  885. * if none of the above, no panel
  886. * 4) make sure lid is open
  887. * if closed, act like it's not there for now
  888. */
  889. /*
  890. * Attempt to get the fixed panel mode from DDC. Assume that the
  891. * preferred mode is the right one.
  892. */
  893. edid = drm_get_edid(connector, intel_gmbus_get_adapter(dev_priv, pin));
  894. if (edid) {
  895. if (drm_add_edid_modes(connector, edid)) {
  896. drm_mode_connector_update_edid_property(connector,
  897. edid);
  898. } else {
  899. kfree(edid);
  900. edid = ERR_PTR(-EINVAL);
  901. }
  902. } else {
  903. edid = ERR_PTR(-ENOENT);
  904. }
  905. lvds_connector->base.edid = edid;
  906. if (IS_ERR_OR_NULL(edid)) {
  907. /* Didn't get an EDID, so
  908. * Set wide sync ranges so we get all modes
  909. * handed to valid_mode for checking
  910. */
  911. connector->display_info.min_vfreq = 0;
  912. connector->display_info.max_vfreq = 200;
  913. connector->display_info.min_hfreq = 0;
  914. connector->display_info.max_hfreq = 200;
  915. }
  916. list_for_each_entry(scan, &connector->probed_modes, head) {
  917. if (scan->type & DRM_MODE_TYPE_PREFERRED) {
  918. DRM_DEBUG_KMS("using preferred mode from EDID: ");
  919. drm_mode_debug_printmodeline(scan);
  920. fixed_mode = drm_mode_duplicate(dev, scan);
  921. if (fixed_mode) {
  922. intel_find_lvds_downclock(dev, fixed_mode,
  923. connector);
  924. goto out;
  925. }
  926. }
  927. }
  928. /* Failed to get EDID, what about VBT? */
  929. if (dev_priv->vbt.lfp_lvds_vbt_mode) {
  930. DRM_DEBUG_KMS("using mode from VBT: ");
  931. drm_mode_debug_printmodeline(dev_priv->vbt.lfp_lvds_vbt_mode);
  932. fixed_mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode);
  933. if (fixed_mode) {
  934. fixed_mode->type |= DRM_MODE_TYPE_PREFERRED;
  935. goto out;
  936. }
  937. }
  938. /*
  939. * If we didn't get EDID, try checking if the panel is already turned
  940. * on. If so, assume that whatever is currently programmed is the
  941. * correct mode.
  942. */
  943. /* Ironlake: FIXME if still fail, not try pipe mode now */
  944. if (HAS_PCH_SPLIT(dev))
  945. goto failed;
  946. lvds = I915_READ(LVDS);
  947. pipe = (lvds & LVDS_PIPEB_SELECT) ? 1 : 0;
  948. crtc = intel_get_crtc_for_pipe(dev, pipe);
  949. if (crtc && (lvds & LVDS_PORT_EN)) {
  950. fixed_mode = intel_crtc_mode_get(dev, crtc);
  951. if (fixed_mode) {
  952. DRM_DEBUG_KMS("using current (BIOS) mode: ");
  953. drm_mode_debug_printmodeline(fixed_mode);
  954. fixed_mode->type |= DRM_MODE_TYPE_PREFERRED;
  955. goto out;
  956. }
  957. }
  958. /* If we still don't have a mode after all that, give up. */
  959. if (!fixed_mode)
  960. goto failed;
  961. out:
  962. lvds_encoder->is_dual_link = compute_is_dual_link_lvds(lvds_encoder);
  963. DRM_DEBUG_KMS("detected %s-link lvds configuration\n",
  964. lvds_encoder->is_dual_link ? "dual" : "single");
  965. /*
  966. * Unlock registers and just
  967. * leave them unlocked
  968. */
  969. if (HAS_PCH_SPLIT(dev)) {
  970. I915_WRITE(PCH_PP_CONTROL,
  971. I915_READ(PCH_PP_CONTROL) | PANEL_UNLOCK_REGS);
  972. } else {
  973. I915_WRITE(PP_CONTROL,
  974. I915_READ(PP_CONTROL) | PANEL_UNLOCK_REGS);
  975. }
  976. lvds_connector->lid_notifier.notifier_call = intel_lid_notify;
  977. if (acpi_lid_notifier_register(&lvds_connector->lid_notifier)) {
  978. DRM_DEBUG_KMS("lid notifier registration failed\n");
  979. lvds_connector->lid_notifier.notifier_call = NULL;
  980. }
  981. drm_sysfs_connector_add(connector);
  982. intel_panel_init(&intel_connector->panel, fixed_mode);
  983. intel_panel_setup_backlight(connector);
  984. return;
  985. failed:
  986. DRM_DEBUG_KMS("No LVDS modes found, disabling.\n");
  987. drm_connector_cleanup(connector);
  988. drm_encoder_cleanup(encoder);
  989. if (fixed_mode)
  990. drm_mode_destroy(dev, fixed_mode);
  991. kfree(lvds_encoder);
  992. kfree(lvds_connector);
  993. return;
  994. }