board-cm-t35.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652
  1. /*
  2. * board-cm-t35.c (CompuLab CM-T35 module)
  3. *
  4. * Copyright (C) 2009 CompuLab, Ltd.
  5. * Author: Mike Rapoport <mike@compulab.co.il>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * version 2 as published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  14. * General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  19. * 02110-1301 USA
  20. *
  21. */
  22. #include <linux/kernel.h>
  23. #include <linux/init.h>
  24. #include <linux/platform_device.h>
  25. #include <linux/input.h>
  26. #include <linux/input/matrix_keypad.h>
  27. #include <linux/delay.h>
  28. #include <linux/gpio.h>
  29. #include <linux/i2c/at24.h>
  30. #include <linux/i2c/twl.h>
  31. #include <linux/regulator/machine.h>
  32. #include <linux/mmc/host.h>
  33. #include <linux/spi/spi.h>
  34. #include <linux/spi/tdo24m.h>
  35. #include <asm/mach-types.h>
  36. #include <asm/mach/arch.h>
  37. #include <asm/mach/map.h>
  38. #include <plat/board.h>
  39. #include <plat/common.h>
  40. #include <plat/nand.h>
  41. #include <plat/gpmc.h>
  42. #include <plat/usb.h>
  43. #include <video/omapdss.h>
  44. #include <video/omap-panel-generic-dpi.h>
  45. #include <plat/mcspi.h>
  46. #include <mach/hardware.h>
  47. #include "mux.h"
  48. #include "sdram-micron-mt46h32m32lf-6.h"
  49. #include "hsmmc.h"
  50. #include "common-board-devices.h"
  51. #define CM_T35_GPIO_PENDOWN 57
  52. #define CM_T35_SMSC911X_CS 5
  53. #define CM_T35_SMSC911X_GPIO 163
  54. #define SB_T35_SMSC911X_CS 4
  55. #define SB_T35_SMSC911X_GPIO 65
  56. #if defined(CONFIG_SMSC911X) || defined(CONFIG_SMSC911X_MODULE)
  57. #include <linux/smsc911x.h>
  58. #include <plat/gpmc-smsc911x.h>
  59. static struct omap_smsc911x_platform_data cm_t35_smsc911x_cfg = {
  60. .id = 0,
  61. .cs = CM_T35_SMSC911X_CS,
  62. .gpio_irq = CM_T35_SMSC911X_GPIO,
  63. .gpio_reset = -EINVAL,
  64. .flags = SMSC911X_USE_32BIT | SMSC911X_SAVE_MAC_ADDRESS,
  65. };
  66. static struct omap_smsc911x_platform_data sb_t35_smsc911x_cfg = {
  67. .id = 1,
  68. .cs = SB_T35_SMSC911X_CS,
  69. .gpio_irq = SB_T35_SMSC911X_GPIO,
  70. .gpio_reset = -EINVAL,
  71. .flags = SMSC911X_USE_32BIT | SMSC911X_SAVE_MAC_ADDRESS,
  72. };
  73. static void __init cm_t35_init_ethernet(void)
  74. {
  75. gpmc_smsc911x_init(&cm_t35_smsc911x_cfg);
  76. gpmc_smsc911x_init(&sb_t35_smsc911x_cfg);
  77. }
  78. #else
  79. static inline void __init cm_t35_init_ethernet(void) { return; }
  80. #endif
  81. #if defined(CONFIG_LEDS_GPIO) || defined(CONFIG_LEDS_GPIO_MODULE)
  82. #include <linux/leds.h>
  83. static struct gpio_led cm_t35_leds[] = {
  84. [0] = {
  85. .gpio = 186,
  86. .name = "cm-t35:green",
  87. .default_trigger = "heartbeat",
  88. .active_low = 0,
  89. },
  90. };
  91. static struct gpio_led_platform_data cm_t35_led_pdata = {
  92. .num_leds = ARRAY_SIZE(cm_t35_leds),
  93. .leds = cm_t35_leds,
  94. };
  95. static struct platform_device cm_t35_led_device = {
  96. .name = "leds-gpio",
  97. .id = -1,
  98. .dev = {
  99. .platform_data = &cm_t35_led_pdata,
  100. },
  101. };
  102. static void __init cm_t35_init_led(void)
  103. {
  104. platform_device_register(&cm_t35_led_device);
  105. }
  106. #else
  107. static inline void cm_t35_init_led(void) {}
  108. #endif
  109. #if defined(CONFIG_MTD_NAND_OMAP2) || defined(CONFIG_MTD_NAND_OMAP2_MODULE)
  110. #include <linux/mtd/mtd.h>
  111. #include <linux/mtd/nand.h>
  112. #include <linux/mtd/partitions.h>
  113. static struct mtd_partition cm_t35_nand_partitions[] = {
  114. {
  115. .name = "xloader",
  116. .offset = 0, /* Offset = 0x00000 */
  117. .size = 4 * NAND_BLOCK_SIZE,
  118. .mask_flags = MTD_WRITEABLE
  119. },
  120. {
  121. .name = "uboot",
  122. .offset = MTDPART_OFS_APPEND, /* Offset = 0x80000 */
  123. .size = 15 * NAND_BLOCK_SIZE,
  124. },
  125. {
  126. .name = "uboot environment",
  127. .offset = MTDPART_OFS_APPEND, /* Offset = 0x260000 */
  128. .size = 2 * NAND_BLOCK_SIZE,
  129. },
  130. {
  131. .name = "linux",
  132. .offset = MTDPART_OFS_APPEND, /* Offset = 0x280000 */
  133. .size = 32 * NAND_BLOCK_SIZE,
  134. },
  135. {
  136. .name = "rootfs",
  137. .offset = MTDPART_OFS_APPEND, /* Offset = 0x680000 */
  138. .size = MTDPART_SIZ_FULL,
  139. },
  140. };
  141. static struct omap_nand_platform_data cm_t35_nand_data = {
  142. .parts = cm_t35_nand_partitions,
  143. .nr_parts = ARRAY_SIZE(cm_t35_nand_partitions),
  144. .dma_channel = -1, /* disable DMA in OMAP NAND driver */
  145. .cs = 0,
  146. };
  147. static void __init cm_t35_init_nand(void)
  148. {
  149. if (gpmc_nand_init(&cm_t35_nand_data) < 0)
  150. pr_err("CM-T35: Unable to register NAND device\n");
  151. }
  152. #else
  153. static inline void cm_t35_init_nand(void) {}
  154. #endif
  155. #define CM_T35_LCD_EN_GPIO 157
  156. #define CM_T35_LCD_BL_GPIO 58
  157. #define CM_T35_DVI_EN_GPIO 54
  158. static int lcd_enabled;
  159. static int dvi_enabled;
  160. static int cm_t35_panel_enable_lcd(struct omap_dss_device *dssdev)
  161. {
  162. if (dvi_enabled) {
  163. printk(KERN_ERR "cannot enable LCD, DVI is enabled\n");
  164. return -EINVAL;
  165. }
  166. gpio_set_value(CM_T35_LCD_EN_GPIO, 1);
  167. gpio_set_value(CM_T35_LCD_BL_GPIO, 1);
  168. lcd_enabled = 1;
  169. return 0;
  170. }
  171. static void cm_t35_panel_disable_lcd(struct omap_dss_device *dssdev)
  172. {
  173. lcd_enabled = 0;
  174. gpio_set_value(CM_T35_LCD_BL_GPIO, 0);
  175. gpio_set_value(CM_T35_LCD_EN_GPIO, 0);
  176. }
  177. static int cm_t35_panel_enable_dvi(struct omap_dss_device *dssdev)
  178. {
  179. if (lcd_enabled) {
  180. printk(KERN_ERR "cannot enable DVI, LCD is enabled\n");
  181. return -EINVAL;
  182. }
  183. gpio_set_value(CM_T35_DVI_EN_GPIO, 0);
  184. dvi_enabled = 1;
  185. return 0;
  186. }
  187. static void cm_t35_panel_disable_dvi(struct omap_dss_device *dssdev)
  188. {
  189. gpio_set_value(CM_T35_DVI_EN_GPIO, 1);
  190. dvi_enabled = 0;
  191. }
  192. static int cm_t35_panel_enable_tv(struct omap_dss_device *dssdev)
  193. {
  194. return 0;
  195. }
  196. static void cm_t35_panel_disable_tv(struct omap_dss_device *dssdev)
  197. {
  198. }
  199. static struct panel_generic_dpi_data lcd_panel = {
  200. .name = "toppoly_tdo35s",
  201. .platform_enable = cm_t35_panel_enable_lcd,
  202. .platform_disable = cm_t35_panel_disable_lcd,
  203. };
  204. static struct omap_dss_device cm_t35_lcd_device = {
  205. .name = "lcd",
  206. .type = OMAP_DISPLAY_TYPE_DPI,
  207. .driver_name = "generic_dpi_panel",
  208. .data = &lcd_panel,
  209. .phy.dpi.data_lines = 18,
  210. };
  211. static struct panel_generic_dpi_data dvi_panel = {
  212. .name = "generic",
  213. .platform_enable = cm_t35_panel_enable_dvi,
  214. .platform_disable = cm_t35_panel_disable_dvi,
  215. };
  216. static struct omap_dss_device cm_t35_dvi_device = {
  217. .name = "dvi",
  218. .type = OMAP_DISPLAY_TYPE_DPI,
  219. .driver_name = "generic_dpi_panel",
  220. .data = &dvi_panel,
  221. .phy.dpi.data_lines = 24,
  222. };
  223. static struct omap_dss_device cm_t35_tv_device = {
  224. .name = "tv",
  225. .driver_name = "venc",
  226. .type = OMAP_DISPLAY_TYPE_VENC,
  227. .phy.venc.type = OMAP_DSS_VENC_TYPE_SVIDEO,
  228. .platform_enable = cm_t35_panel_enable_tv,
  229. .platform_disable = cm_t35_panel_disable_tv,
  230. };
  231. static struct omap_dss_device *cm_t35_dss_devices[] = {
  232. &cm_t35_lcd_device,
  233. &cm_t35_dvi_device,
  234. &cm_t35_tv_device,
  235. };
  236. static struct omap_dss_board_info cm_t35_dss_data = {
  237. .num_devices = ARRAY_SIZE(cm_t35_dss_devices),
  238. .devices = cm_t35_dss_devices,
  239. .default_device = &cm_t35_dvi_device,
  240. };
  241. static struct omap2_mcspi_device_config tdo24m_mcspi_config = {
  242. .turbo_mode = 0,
  243. .single_channel = 1, /* 0: slave, 1: master */
  244. };
  245. static struct tdo24m_platform_data tdo24m_config = {
  246. .model = TDO35S,
  247. };
  248. static struct spi_board_info cm_t35_lcd_spi_board_info[] __initdata = {
  249. {
  250. .modalias = "tdo24m",
  251. .bus_num = 4,
  252. .chip_select = 0,
  253. .max_speed_hz = 1000000,
  254. .controller_data = &tdo24m_mcspi_config,
  255. .platform_data = &tdo24m_config,
  256. },
  257. };
  258. static struct gpio cm_t35_dss_gpios[] __initdata = {
  259. { CM_T35_LCD_EN_GPIO, GPIOF_OUT_INIT_LOW, "lcd enable" },
  260. { CM_T35_LCD_BL_GPIO, GPIOF_OUT_INIT_LOW, "lcd bl enable" },
  261. { CM_T35_DVI_EN_GPIO, GPIOF_OUT_INIT_HIGH, "dvi enable" },
  262. };
  263. static void __init cm_t35_init_display(void)
  264. {
  265. int err;
  266. spi_register_board_info(cm_t35_lcd_spi_board_info,
  267. ARRAY_SIZE(cm_t35_lcd_spi_board_info));
  268. err = gpio_request_array(cm_t35_dss_gpios,
  269. ARRAY_SIZE(cm_t35_dss_gpios));
  270. if (err) {
  271. pr_err("CM-T35: failed to request DSS control GPIOs\n");
  272. return;
  273. }
  274. gpio_export(CM_T35_LCD_EN_GPIO, 0);
  275. gpio_export(CM_T35_LCD_BL_GPIO, 0);
  276. gpio_export(CM_T35_DVI_EN_GPIO, 0);
  277. msleep(50);
  278. gpio_set_value(CM_T35_LCD_EN_GPIO, 1);
  279. err = omap_display_init(&cm_t35_dss_data);
  280. if (err) {
  281. pr_err("CM-T35: failed to register DSS device\n");
  282. gpio_free_array(cm_t35_dss_gpios, ARRAY_SIZE(cm_t35_dss_gpios));
  283. }
  284. }
  285. static struct regulator_consumer_supply cm_t35_vmmc1_supply = {
  286. .supply = "vmmc",
  287. };
  288. static struct regulator_consumer_supply cm_t35_vsim_supply = {
  289. .supply = "vmmc_aux",
  290. };
  291. static struct regulator_consumer_supply cm_t35_vdac_supply =
  292. REGULATOR_SUPPLY("vdda_dac", "omapdss_venc");
  293. static struct regulator_consumer_supply cm_t35_vdvi_supply =
  294. REGULATOR_SUPPLY("vdvi", "omapdss");
  295. /* VMMC1 for MMC1 pins CMD, CLK, DAT0..DAT3 (20 mA, plus card == max 220 mA) */
  296. static struct regulator_init_data cm_t35_vmmc1 = {
  297. .constraints = {
  298. .min_uV = 1850000,
  299. .max_uV = 3150000,
  300. .valid_modes_mask = REGULATOR_MODE_NORMAL
  301. | REGULATOR_MODE_STANDBY,
  302. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE
  303. | REGULATOR_CHANGE_MODE
  304. | REGULATOR_CHANGE_STATUS,
  305. },
  306. .num_consumer_supplies = 1,
  307. .consumer_supplies = &cm_t35_vmmc1_supply,
  308. };
  309. /* VSIM for MMC1 pins DAT4..DAT7 (2 mA, plus card == max 50 mA) */
  310. static struct regulator_init_data cm_t35_vsim = {
  311. .constraints = {
  312. .min_uV = 1800000,
  313. .max_uV = 3000000,
  314. .valid_modes_mask = REGULATOR_MODE_NORMAL
  315. | REGULATOR_MODE_STANDBY,
  316. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE
  317. | REGULATOR_CHANGE_MODE
  318. | REGULATOR_CHANGE_STATUS,
  319. },
  320. .num_consumer_supplies = 1,
  321. .consumer_supplies = &cm_t35_vsim_supply,
  322. };
  323. /* VDAC for DSS driving S-Video (8 mA unloaded, max 65 mA) */
  324. static struct regulator_init_data cm_t35_vdac = {
  325. .constraints = {
  326. .min_uV = 1800000,
  327. .max_uV = 1800000,
  328. .valid_modes_mask = REGULATOR_MODE_NORMAL
  329. | REGULATOR_MODE_STANDBY,
  330. .valid_ops_mask = REGULATOR_CHANGE_MODE
  331. | REGULATOR_CHANGE_STATUS,
  332. },
  333. .num_consumer_supplies = 1,
  334. .consumer_supplies = &cm_t35_vdac_supply,
  335. };
  336. /* VPLL2 for digital video outputs */
  337. static struct regulator_init_data cm_t35_vpll2 = {
  338. .constraints = {
  339. .name = "VDVI",
  340. .min_uV = 1800000,
  341. .max_uV = 1800000,
  342. .valid_modes_mask = REGULATOR_MODE_NORMAL
  343. | REGULATOR_MODE_STANDBY,
  344. .valid_ops_mask = REGULATOR_CHANGE_MODE
  345. | REGULATOR_CHANGE_STATUS,
  346. },
  347. .num_consumer_supplies = 1,
  348. .consumer_supplies = &cm_t35_vdvi_supply,
  349. };
  350. static struct twl4030_usb_data cm_t35_usb_data = {
  351. .usb_mode = T2_USB_MODE_ULPI,
  352. };
  353. static uint32_t cm_t35_keymap[] = {
  354. KEY(0, 0, KEY_A), KEY(0, 1, KEY_B), KEY(0, 2, KEY_LEFT),
  355. KEY(1, 0, KEY_UP), KEY(1, 1, KEY_ENTER), KEY(1, 2, KEY_DOWN),
  356. KEY(2, 0, KEY_RIGHT), KEY(2, 1, KEY_C), KEY(2, 2, KEY_D),
  357. };
  358. static struct matrix_keymap_data cm_t35_keymap_data = {
  359. .keymap = cm_t35_keymap,
  360. .keymap_size = ARRAY_SIZE(cm_t35_keymap),
  361. };
  362. static struct twl4030_keypad_data cm_t35_kp_data = {
  363. .keymap_data = &cm_t35_keymap_data,
  364. .rows = 3,
  365. .cols = 3,
  366. .rep = 1,
  367. };
  368. static struct omap2_hsmmc_info mmc[] = {
  369. {
  370. .mmc = 1,
  371. .caps = MMC_CAP_4_BIT_DATA,
  372. .gpio_cd = -EINVAL,
  373. .gpio_wp = -EINVAL,
  374. },
  375. {
  376. .mmc = 2,
  377. .caps = MMC_CAP_4_BIT_DATA,
  378. .transceiver = 1,
  379. .gpio_cd = -EINVAL,
  380. .gpio_wp = -EINVAL,
  381. .ocr_mask = 0x00100000, /* 3.3V */
  382. },
  383. {} /* Terminator */
  384. };
  385. static struct usbhs_omap_board_data usbhs_bdata __initdata = {
  386. .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
  387. .port_mode[1] = OMAP_EHCI_PORT_MODE_PHY,
  388. .port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
  389. .phy_reset = true,
  390. .reset_gpio_port[0] = OMAP_MAX_GPIO_LINES + 6,
  391. .reset_gpio_port[1] = OMAP_MAX_GPIO_LINES + 7,
  392. .reset_gpio_port[2] = -EINVAL
  393. };
  394. static int cm_t35_twl_gpio_setup(struct device *dev, unsigned gpio,
  395. unsigned ngpio)
  396. {
  397. int wlan_rst = gpio + 2;
  398. if (gpio_request_one(wlan_rst, GPIOF_OUT_INIT_HIGH, "WLAN RST") == 0) {
  399. gpio_export(wlan_rst, 0);
  400. udelay(10);
  401. gpio_set_value(wlan_rst, 0);
  402. udelay(10);
  403. gpio_set_value(wlan_rst, 1);
  404. } else {
  405. pr_err("CM-T35: could not obtain gpio for WiFi reset\n");
  406. }
  407. /* gpio + 0 is "mmc0_cd" (input/IRQ) */
  408. mmc[0].gpio_cd = gpio + 0;
  409. omap2_hsmmc_init(mmc);
  410. /* link regulators to MMC adapters */
  411. cm_t35_vmmc1_supply.dev = mmc[0].dev;
  412. cm_t35_vsim_supply.dev = mmc[0].dev;
  413. return 0;
  414. }
  415. static struct twl4030_gpio_platform_data cm_t35_gpio_data = {
  416. .gpio_base = OMAP_MAX_GPIO_LINES,
  417. .irq_base = TWL4030_GPIO_IRQ_BASE,
  418. .irq_end = TWL4030_GPIO_IRQ_END,
  419. .setup = cm_t35_twl_gpio_setup,
  420. };
  421. static struct twl4030_platform_data cm_t35_twldata = {
  422. .irq_base = TWL4030_IRQ_BASE,
  423. .irq_end = TWL4030_IRQ_END,
  424. /* platform_data for children goes here */
  425. .keypad = &cm_t35_kp_data,
  426. .usb = &cm_t35_usb_data,
  427. .gpio = &cm_t35_gpio_data,
  428. .vmmc1 = &cm_t35_vmmc1,
  429. .vsim = &cm_t35_vsim,
  430. .vdac = &cm_t35_vdac,
  431. .vpll2 = &cm_t35_vpll2,
  432. };
  433. static void __init cm_t35_init_i2c(void)
  434. {
  435. omap3_pmic_init("tps65930", &cm_t35_twldata);
  436. }
  437. static void __init cm_t35_init_early(void)
  438. {
  439. omap2_init_common_infrastructure();
  440. omap2_init_common_devices(mt46h32m32lf6_sdrc_params,
  441. mt46h32m32lf6_sdrc_params);
  442. }
  443. #ifdef CONFIG_OMAP_MUX
  444. static struct omap_board_mux board_mux[] __initdata = {
  445. /* nCS and IRQ for CM-T35 ethernet */
  446. OMAP3_MUX(GPMC_NCS5, OMAP_MUX_MODE0),
  447. OMAP3_MUX(UART3_CTS_RCTX, OMAP_MUX_MODE4 | OMAP_PIN_INPUT_PULLUP),
  448. /* nCS and IRQ for SB-T35 ethernet */
  449. OMAP3_MUX(GPMC_NCS4, OMAP_MUX_MODE0),
  450. OMAP3_MUX(GPMC_WAIT3, OMAP_MUX_MODE4 | OMAP_PIN_INPUT_PULLUP),
  451. /* PENDOWN GPIO */
  452. OMAP3_MUX(GPMC_NCS6, OMAP_MUX_MODE4 | OMAP_PIN_INPUT),
  453. /* mUSB */
  454. OMAP3_MUX(HSUSB0_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  455. OMAP3_MUX(HSUSB0_STP, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  456. OMAP3_MUX(HSUSB0_DIR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  457. OMAP3_MUX(HSUSB0_NXT, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  458. OMAP3_MUX(HSUSB0_DATA0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  459. OMAP3_MUX(HSUSB0_DATA1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  460. OMAP3_MUX(HSUSB0_DATA2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  461. OMAP3_MUX(HSUSB0_DATA3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  462. OMAP3_MUX(HSUSB0_DATA4, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  463. OMAP3_MUX(HSUSB0_DATA5, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  464. OMAP3_MUX(HSUSB0_DATA6, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  465. OMAP3_MUX(HSUSB0_DATA7, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  466. /* MMC 2 */
  467. OMAP3_MUX(SDMMC2_DAT4, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
  468. OMAP3_MUX(SDMMC2_DAT5, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
  469. OMAP3_MUX(SDMMC2_DAT6, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
  470. OMAP3_MUX(SDMMC2_DAT7, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
  471. /* McSPI 1 */
  472. OMAP3_MUX(MCSPI1_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  473. OMAP3_MUX(MCSPI1_SIMO, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  474. OMAP3_MUX(MCSPI1_SOMI, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  475. OMAP3_MUX(MCSPI1_CS0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN),
  476. /* McSPI 4 */
  477. OMAP3_MUX(MCBSP1_CLKR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
  478. OMAP3_MUX(MCBSP1_DX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
  479. OMAP3_MUX(MCBSP1_DR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
  480. OMAP3_MUX(MCBSP1_FSX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP),
  481. /* McBSP 2 */
  482. OMAP3_MUX(MCBSP2_FSX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  483. OMAP3_MUX(MCBSP2_CLKX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  484. OMAP3_MUX(MCBSP2_DR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  485. OMAP3_MUX(MCBSP2_DX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  486. /* serial ports */
  487. OMAP3_MUX(MCBSP3_CLKX, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
  488. OMAP3_MUX(MCBSP3_FSX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
  489. OMAP3_MUX(UART1_TX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  490. OMAP3_MUX(UART1_RX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
  491. /* DSS */
  492. OMAP3_MUX(DSS_PCLK, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  493. OMAP3_MUX(DSS_HSYNC, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  494. OMAP3_MUX(DSS_VSYNC, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  495. OMAP3_MUX(DSS_ACBIAS, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  496. OMAP3_MUX(DSS_DATA0, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  497. OMAP3_MUX(DSS_DATA1, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  498. OMAP3_MUX(DSS_DATA2, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  499. OMAP3_MUX(DSS_DATA3, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  500. OMAP3_MUX(DSS_DATA4, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  501. OMAP3_MUX(DSS_DATA5, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  502. OMAP3_MUX(DSS_DATA6, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  503. OMAP3_MUX(DSS_DATA7, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  504. OMAP3_MUX(DSS_DATA8, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  505. OMAP3_MUX(DSS_DATA9, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  506. OMAP3_MUX(DSS_DATA10, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  507. OMAP3_MUX(DSS_DATA11, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  508. OMAP3_MUX(DSS_DATA12, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  509. OMAP3_MUX(DSS_DATA13, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  510. OMAP3_MUX(DSS_DATA14, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  511. OMAP3_MUX(DSS_DATA15, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  512. OMAP3_MUX(DSS_DATA16, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  513. OMAP3_MUX(DSS_DATA17, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  514. OMAP3_MUX(DSS_DATA18, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  515. OMAP3_MUX(DSS_DATA19, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  516. OMAP3_MUX(DSS_DATA20, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  517. OMAP3_MUX(DSS_DATA21, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  518. OMAP3_MUX(DSS_DATA22, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  519. OMAP3_MUX(DSS_DATA23, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
  520. /* display controls */
  521. OMAP3_MUX(MCBSP1_FSR, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
  522. OMAP3_MUX(GPMC_NCS7, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
  523. OMAP3_MUX(GPMC_NCS3, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
  524. /* TPS IRQ */
  525. OMAP3_MUX(SYS_NIRQ, OMAP_MUX_MODE0 | OMAP_WAKEUP_EN | \
  526. OMAP_PIN_INPUT_PULLUP),
  527. { .reg_offset = OMAP_MUX_TERMINATOR },
  528. };
  529. #endif
  530. static struct omap_board_config_kernel cm_t35_config[] __initdata = {
  531. };
  532. static void __init cm_t35_init(void)
  533. {
  534. omap_board_config = cm_t35_config;
  535. omap_board_config_size = ARRAY_SIZE(cm_t35_config);
  536. omap3_mux_init(board_mux, OMAP_PACKAGE_CUS);
  537. omap_serial_init();
  538. cm_t35_init_i2c();
  539. cm_t35_init_nand();
  540. omap_ads7846_init(1, CM_T35_GPIO_PENDOWN, 0, NULL);
  541. cm_t35_init_ethernet();
  542. cm_t35_init_led();
  543. cm_t35_init_display();
  544. usb_musb_init(NULL);
  545. usbhs_init(&usbhs_bdata);
  546. }
  547. MACHINE_START(CM_T35, "Compulab CM-T35")
  548. .boot_params = 0x80000100,
  549. .reserve = omap_reserve,
  550. .map_io = omap3_map_io,
  551. .init_early = cm_t35_init_early,
  552. .init_irq = omap3_init_irq,
  553. .init_machine = cm_t35_init,
  554. .timer = &omap3_timer,
  555. MACHINE_END