mlx4_ib.h 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609
  1. /*
  2. * Copyright (c) 2006, 2007 Cisco Systems. All rights reserved.
  3. * Copyright (c) 2007, 2008 Mellanox Technologies. All rights reserved.
  4. *
  5. * This software is available to you under a choice of one of two
  6. * licenses. You may choose to be licensed under the terms of the GNU
  7. * General Public License (GPL) Version 2, available from the file
  8. * COPYING in the main directory of this source tree, or the
  9. * OpenIB.org BSD license below:
  10. *
  11. * Redistribution and use in source and binary forms, with or
  12. * without modification, are permitted provided that the following
  13. * conditions are met:
  14. *
  15. * - Redistributions of source code must retain the above
  16. * copyright notice, this list of conditions and the following
  17. * disclaimer.
  18. *
  19. * - Redistributions in binary form must reproduce the above
  20. * copyright notice, this list of conditions and the following
  21. * disclaimer in the documentation and/or other materials
  22. * provided with the distribution.
  23. *
  24. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  25. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  26. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  27. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  28. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  29. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  30. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  31. * SOFTWARE.
  32. */
  33. #ifndef MLX4_IB_H
  34. #define MLX4_IB_H
  35. #include <linux/compiler.h>
  36. #include <linux/list.h>
  37. #include <linux/mutex.h>
  38. #include <linux/idr.h>
  39. #include <rdma/ib_verbs.h>
  40. #include <rdma/ib_umem.h>
  41. #include <rdma/ib_mad.h>
  42. #include <linux/mlx4/device.h>
  43. #include <linux/mlx4/doorbell.h>
  44. #define MLX4_IB_DRV_NAME "mlx4_ib"
  45. #ifdef pr_fmt
  46. #undef pr_fmt
  47. #endif
  48. #define pr_fmt(fmt) "<" MLX4_IB_DRV_NAME "> %s: " fmt, __func__
  49. #define mlx4_ib_warn(ibdev, format, arg...) \
  50. dev_warn((ibdev)->dma_device, MLX4_IB_DRV_NAME ": " format, ## arg)
  51. enum {
  52. MLX4_IB_SQ_MIN_WQE_SHIFT = 6,
  53. MLX4_IB_MAX_HEADROOM = 2048
  54. };
  55. #define MLX4_IB_SQ_HEADROOM(shift) ((MLX4_IB_MAX_HEADROOM >> (shift)) + 1)
  56. #define MLX4_IB_SQ_MAX_SPARE (MLX4_IB_SQ_HEADROOM(MLX4_IB_SQ_MIN_WQE_SHIFT))
  57. struct mlx4_ib_ucontext {
  58. struct ib_ucontext ibucontext;
  59. struct mlx4_uar uar;
  60. struct list_head db_page_list;
  61. struct mutex db_page_mutex;
  62. };
  63. struct mlx4_ib_pd {
  64. struct ib_pd ibpd;
  65. u32 pdn;
  66. };
  67. struct mlx4_ib_xrcd {
  68. struct ib_xrcd ibxrcd;
  69. u32 xrcdn;
  70. struct ib_pd *pd;
  71. struct ib_cq *cq;
  72. };
  73. struct mlx4_ib_cq_buf {
  74. struct mlx4_buf buf;
  75. struct mlx4_mtt mtt;
  76. };
  77. struct mlx4_ib_cq_resize {
  78. struct mlx4_ib_cq_buf buf;
  79. int cqe;
  80. };
  81. struct mlx4_ib_cq {
  82. struct ib_cq ibcq;
  83. struct mlx4_cq mcq;
  84. struct mlx4_ib_cq_buf buf;
  85. struct mlx4_ib_cq_resize *resize_buf;
  86. struct mlx4_db db;
  87. spinlock_t lock;
  88. struct mutex resize_mutex;
  89. struct ib_umem *umem;
  90. struct ib_umem *resize_umem;
  91. };
  92. struct mlx4_ib_mr {
  93. struct ib_mr ibmr;
  94. struct mlx4_mr mmr;
  95. struct ib_umem *umem;
  96. };
  97. struct mlx4_ib_fast_reg_page_list {
  98. struct ib_fast_reg_page_list ibfrpl;
  99. __be64 *mapped_page_list;
  100. dma_addr_t map;
  101. };
  102. struct mlx4_ib_fmr {
  103. struct ib_fmr ibfmr;
  104. struct mlx4_fmr mfmr;
  105. };
  106. struct mlx4_ib_wq {
  107. u64 *wrid;
  108. spinlock_t lock;
  109. int wqe_cnt;
  110. int max_post;
  111. int max_gs;
  112. int offset;
  113. int wqe_shift;
  114. unsigned head;
  115. unsigned tail;
  116. };
  117. enum mlx4_ib_qp_flags {
  118. MLX4_IB_QP_LSO = IB_QP_CREATE_IPOIB_UD_LSO,
  119. MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK = IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK,
  120. MLX4_IB_SRIOV_TUNNEL_QP = 1 << 30,
  121. MLX4_IB_SRIOV_SQP = 1 << 31,
  122. };
  123. struct mlx4_ib_gid_entry {
  124. struct list_head list;
  125. union ib_gid gid;
  126. int added;
  127. u8 port;
  128. };
  129. enum mlx4_ib_qp_type {
  130. /*
  131. * IB_QPT_SMI and IB_QPT_GSI have to be the first two entries
  132. * here (and in that order) since the MAD layer uses them as
  133. * indices into a 2-entry table.
  134. */
  135. MLX4_IB_QPT_SMI = IB_QPT_SMI,
  136. MLX4_IB_QPT_GSI = IB_QPT_GSI,
  137. MLX4_IB_QPT_RC = IB_QPT_RC,
  138. MLX4_IB_QPT_UC = IB_QPT_UC,
  139. MLX4_IB_QPT_UD = IB_QPT_UD,
  140. MLX4_IB_QPT_RAW_IPV6 = IB_QPT_RAW_IPV6,
  141. MLX4_IB_QPT_RAW_ETHERTYPE = IB_QPT_RAW_ETHERTYPE,
  142. MLX4_IB_QPT_RAW_PACKET = IB_QPT_RAW_PACKET,
  143. MLX4_IB_QPT_XRC_INI = IB_QPT_XRC_INI,
  144. MLX4_IB_QPT_XRC_TGT = IB_QPT_XRC_TGT,
  145. MLX4_IB_QPT_PROXY_SMI_OWNER = 1 << 16,
  146. MLX4_IB_QPT_PROXY_SMI = 1 << 17,
  147. MLX4_IB_QPT_PROXY_GSI = 1 << 18,
  148. MLX4_IB_QPT_TUN_SMI_OWNER = 1 << 19,
  149. MLX4_IB_QPT_TUN_SMI = 1 << 20,
  150. MLX4_IB_QPT_TUN_GSI = 1 << 21,
  151. };
  152. #define MLX4_IB_QPT_ANY_SRIOV (MLX4_IB_QPT_PROXY_SMI_OWNER | \
  153. MLX4_IB_QPT_PROXY_SMI | MLX4_IB_QPT_PROXY_GSI | MLX4_IB_QPT_TUN_SMI_OWNER | \
  154. MLX4_IB_QPT_TUN_SMI | MLX4_IB_QPT_TUN_GSI)
  155. enum mlx4_ib_mad_ifc_flags {
  156. MLX4_MAD_IFC_IGNORE_MKEY = 1,
  157. MLX4_MAD_IFC_IGNORE_BKEY = 2,
  158. MLX4_MAD_IFC_IGNORE_KEYS = (MLX4_MAD_IFC_IGNORE_MKEY |
  159. MLX4_MAD_IFC_IGNORE_BKEY),
  160. MLX4_MAD_IFC_NET_VIEW = 4,
  161. };
  162. enum {
  163. MLX4_NUM_TUNNEL_BUFS = 256,
  164. };
  165. struct mlx4_ib_tunnel_header {
  166. struct mlx4_av av;
  167. __be32 remote_qpn;
  168. __be32 qkey;
  169. __be16 vlan;
  170. u8 mac[6];
  171. __be16 pkey_index;
  172. u8 reserved[6];
  173. };
  174. struct mlx4_ib_buf {
  175. void *addr;
  176. dma_addr_t map;
  177. };
  178. struct mlx4_rcv_tunnel_hdr {
  179. __be32 flags_src_qp; /* flags[6:5] is defined for VLANs:
  180. * 0x0 - no vlan was in the packet
  181. * 0x01 - C-VLAN was in the packet */
  182. u8 g_ml_path; /* gid bit stands for ipv6/4 header in RoCE */
  183. u8 reserved;
  184. __be16 pkey_index;
  185. __be16 sl_vid;
  186. __be16 slid_mac_47_32;
  187. __be32 mac_31_0;
  188. };
  189. struct mlx4_ib_proxy_sqp_hdr {
  190. struct ib_grh grh;
  191. struct mlx4_rcv_tunnel_hdr tun;
  192. } __packed;
  193. struct mlx4_ib_qp {
  194. struct ib_qp ibqp;
  195. struct mlx4_qp mqp;
  196. struct mlx4_buf buf;
  197. struct mlx4_db db;
  198. struct mlx4_ib_wq rq;
  199. u32 doorbell_qpn;
  200. __be32 sq_signal_bits;
  201. unsigned sq_next_wqe;
  202. int sq_max_wqes_per_wr;
  203. int sq_spare_wqes;
  204. struct mlx4_ib_wq sq;
  205. enum mlx4_ib_qp_type mlx4_ib_qp_type;
  206. struct ib_umem *umem;
  207. struct mlx4_mtt mtt;
  208. int buf_size;
  209. struct mutex mutex;
  210. u16 xrcdn;
  211. u32 flags;
  212. u8 port;
  213. u8 alt_port;
  214. u8 atomic_rd_en;
  215. u8 resp_depth;
  216. u8 sq_no_prefetch;
  217. u8 state;
  218. int mlx_type;
  219. struct list_head gid_list;
  220. struct list_head steering_rules;
  221. struct mlx4_ib_buf *sqp_proxy_rcv;
  222. };
  223. struct mlx4_ib_srq {
  224. struct ib_srq ibsrq;
  225. struct mlx4_srq msrq;
  226. struct mlx4_buf buf;
  227. struct mlx4_db db;
  228. u64 *wrid;
  229. spinlock_t lock;
  230. int head;
  231. int tail;
  232. u16 wqe_ctr;
  233. struct ib_umem *umem;
  234. struct mlx4_mtt mtt;
  235. struct mutex mutex;
  236. };
  237. struct mlx4_ib_ah {
  238. struct ib_ah ibah;
  239. union mlx4_ext_av av;
  240. };
  241. struct mlx4_ib_demux_work {
  242. struct work_struct work;
  243. struct mlx4_ib_dev *dev;
  244. int slave;
  245. int do_init;
  246. u8 port;
  247. };
  248. struct mlx4_ib_tun_tx_buf {
  249. struct mlx4_ib_buf buf;
  250. struct ib_ah *ah;
  251. };
  252. struct mlx4_ib_demux_pv_qp {
  253. struct ib_qp *qp;
  254. enum ib_qp_type proxy_qpt;
  255. struct mlx4_ib_buf *ring;
  256. struct mlx4_ib_tun_tx_buf *tx_ring;
  257. spinlock_t tx_lock;
  258. unsigned tx_ix_head;
  259. unsigned tx_ix_tail;
  260. };
  261. enum mlx4_ib_demux_pv_state {
  262. DEMUX_PV_STATE_DOWN,
  263. DEMUX_PV_STATE_STARTING,
  264. DEMUX_PV_STATE_ACTIVE,
  265. DEMUX_PV_STATE_DOWNING,
  266. };
  267. struct mlx4_ib_demux_pv_ctx {
  268. int port;
  269. int slave;
  270. enum mlx4_ib_demux_pv_state state;
  271. int has_smi;
  272. struct ib_device *ib_dev;
  273. struct ib_cq *cq;
  274. struct ib_pd *pd;
  275. struct ib_mr *mr;
  276. struct work_struct work;
  277. struct workqueue_struct *wq;
  278. struct mlx4_ib_demux_pv_qp qp[2];
  279. };
  280. struct mlx4_ib_demux_ctx {
  281. struct ib_device *ib_dev;
  282. int port;
  283. struct workqueue_struct *wq;
  284. struct workqueue_struct *ud_wq;
  285. spinlock_t ud_lock;
  286. __be64 subnet_prefix;
  287. __be64 guid_cache[128];
  288. struct mlx4_ib_dev *dev;
  289. /* the following lock protects both mcg_table and mcg_mgid0_list */
  290. struct mutex mcg_table_lock;
  291. struct rb_root mcg_table;
  292. struct list_head mcg_mgid0_list;
  293. struct workqueue_struct *mcg_wq;
  294. struct mlx4_ib_demux_pv_ctx **tun;
  295. atomic_t tid;
  296. int flushing; /* flushing the work queue */
  297. };
  298. struct mlx4_ib_sriov {
  299. struct mlx4_ib_demux_ctx demux[MLX4_MAX_PORTS];
  300. struct mlx4_ib_demux_pv_ctx *sqps[MLX4_MAX_PORTS];
  301. /* when using this spinlock you should use "irq" because
  302. * it may be called from interrupt context.*/
  303. spinlock_t going_down_lock;
  304. int is_going_down;
  305. /* CM paravirtualization fields */
  306. struct list_head cm_list;
  307. spinlock_t id_map_lock;
  308. struct rb_root sl_id_map;
  309. struct idr pv_id_table;
  310. };
  311. struct mlx4_ib_iboe {
  312. spinlock_t lock;
  313. struct net_device *netdevs[MLX4_MAX_PORTS];
  314. struct notifier_block nb;
  315. union ib_gid gid_table[MLX4_MAX_PORTS][128];
  316. };
  317. struct pkey_mgt {
  318. u8 virt2phys_pkey[MLX4_MFUNC_MAX][MLX4_MAX_PORTS][MLX4_MAX_PORT_PKEYS];
  319. u16 phys_pkey_cache[MLX4_MAX_PORTS][MLX4_MAX_PORT_PKEYS];
  320. struct list_head pkey_port_list[MLX4_MFUNC_MAX];
  321. struct kobject *device_parent[MLX4_MFUNC_MAX];
  322. };
  323. struct mlx4_ib_dev {
  324. struct ib_device ib_dev;
  325. struct mlx4_dev *dev;
  326. int num_ports;
  327. void __iomem *uar_map;
  328. struct mlx4_uar priv_uar;
  329. u32 priv_pdn;
  330. MLX4_DECLARE_DOORBELL_LOCK(uar_lock);
  331. struct ib_mad_agent *send_agent[MLX4_MAX_PORTS][2];
  332. struct ib_ah *sm_ah[MLX4_MAX_PORTS];
  333. spinlock_t sm_lock;
  334. struct mlx4_ib_sriov sriov;
  335. struct mutex cap_mask_mutex;
  336. bool ib_active;
  337. struct mlx4_ib_iboe iboe;
  338. int counters[MLX4_MAX_PORTS];
  339. int *eq_table;
  340. int eq_added;
  341. struct pkey_mgt pkeys;
  342. };
  343. struct ib_event_work {
  344. struct work_struct work;
  345. struct mlx4_ib_dev *ib_dev;
  346. struct mlx4_eqe ib_eqe;
  347. };
  348. struct mlx4_ib_qp_tunnel_init_attr {
  349. struct ib_qp_init_attr init_attr;
  350. int slave;
  351. enum ib_qp_type proxy_qp_type;
  352. u8 port;
  353. };
  354. static inline struct mlx4_ib_dev *to_mdev(struct ib_device *ibdev)
  355. {
  356. return container_of(ibdev, struct mlx4_ib_dev, ib_dev);
  357. }
  358. static inline struct mlx4_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext)
  359. {
  360. return container_of(ibucontext, struct mlx4_ib_ucontext, ibucontext);
  361. }
  362. static inline struct mlx4_ib_pd *to_mpd(struct ib_pd *ibpd)
  363. {
  364. return container_of(ibpd, struct mlx4_ib_pd, ibpd);
  365. }
  366. static inline struct mlx4_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd)
  367. {
  368. return container_of(ibxrcd, struct mlx4_ib_xrcd, ibxrcd);
  369. }
  370. static inline struct mlx4_ib_cq *to_mcq(struct ib_cq *ibcq)
  371. {
  372. return container_of(ibcq, struct mlx4_ib_cq, ibcq);
  373. }
  374. static inline struct mlx4_ib_cq *to_mibcq(struct mlx4_cq *mcq)
  375. {
  376. return container_of(mcq, struct mlx4_ib_cq, mcq);
  377. }
  378. static inline struct mlx4_ib_mr *to_mmr(struct ib_mr *ibmr)
  379. {
  380. return container_of(ibmr, struct mlx4_ib_mr, ibmr);
  381. }
  382. static inline struct mlx4_ib_fast_reg_page_list *to_mfrpl(struct ib_fast_reg_page_list *ibfrpl)
  383. {
  384. return container_of(ibfrpl, struct mlx4_ib_fast_reg_page_list, ibfrpl);
  385. }
  386. static inline struct mlx4_ib_fmr *to_mfmr(struct ib_fmr *ibfmr)
  387. {
  388. return container_of(ibfmr, struct mlx4_ib_fmr, ibfmr);
  389. }
  390. static inline struct mlx4_ib_qp *to_mqp(struct ib_qp *ibqp)
  391. {
  392. return container_of(ibqp, struct mlx4_ib_qp, ibqp);
  393. }
  394. static inline struct mlx4_ib_qp *to_mibqp(struct mlx4_qp *mqp)
  395. {
  396. return container_of(mqp, struct mlx4_ib_qp, mqp);
  397. }
  398. static inline struct mlx4_ib_srq *to_msrq(struct ib_srq *ibsrq)
  399. {
  400. return container_of(ibsrq, struct mlx4_ib_srq, ibsrq);
  401. }
  402. static inline struct mlx4_ib_srq *to_mibsrq(struct mlx4_srq *msrq)
  403. {
  404. return container_of(msrq, struct mlx4_ib_srq, msrq);
  405. }
  406. static inline struct mlx4_ib_ah *to_mah(struct ib_ah *ibah)
  407. {
  408. return container_of(ibah, struct mlx4_ib_ah, ibah);
  409. }
  410. int mlx4_ib_init_sriov(struct mlx4_ib_dev *dev);
  411. void mlx4_ib_close_sriov(struct mlx4_ib_dev *dev);
  412. int mlx4_ib_db_map_user(struct mlx4_ib_ucontext *context, unsigned long virt,
  413. struct mlx4_db *db);
  414. void mlx4_ib_db_unmap_user(struct mlx4_ib_ucontext *context, struct mlx4_db *db);
  415. struct ib_mr *mlx4_ib_get_dma_mr(struct ib_pd *pd, int acc);
  416. int mlx4_ib_umem_write_mtt(struct mlx4_ib_dev *dev, struct mlx4_mtt *mtt,
  417. struct ib_umem *umem);
  418. struct ib_mr *mlx4_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
  419. u64 virt_addr, int access_flags,
  420. struct ib_udata *udata);
  421. int mlx4_ib_dereg_mr(struct ib_mr *mr);
  422. struct ib_mr *mlx4_ib_alloc_fast_reg_mr(struct ib_pd *pd,
  423. int max_page_list_len);
  424. struct ib_fast_reg_page_list *mlx4_ib_alloc_fast_reg_page_list(struct ib_device *ibdev,
  425. int page_list_len);
  426. void mlx4_ib_free_fast_reg_page_list(struct ib_fast_reg_page_list *page_list);
  427. int mlx4_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period);
  428. int mlx4_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata);
  429. struct ib_cq *mlx4_ib_create_cq(struct ib_device *ibdev, int entries, int vector,
  430. struct ib_ucontext *context,
  431. struct ib_udata *udata);
  432. int mlx4_ib_destroy_cq(struct ib_cq *cq);
  433. int mlx4_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc);
  434. int mlx4_ib_arm_cq(struct ib_cq *cq, enum ib_cq_notify_flags flags);
  435. void __mlx4_ib_cq_clean(struct mlx4_ib_cq *cq, u32 qpn, struct mlx4_ib_srq *srq);
  436. void mlx4_ib_cq_clean(struct mlx4_ib_cq *cq, u32 qpn, struct mlx4_ib_srq *srq);
  437. struct ib_ah *mlx4_ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr);
  438. int mlx4_ib_query_ah(struct ib_ah *ibah, struct ib_ah_attr *ah_attr);
  439. int mlx4_ib_destroy_ah(struct ib_ah *ah);
  440. struct ib_srq *mlx4_ib_create_srq(struct ib_pd *pd,
  441. struct ib_srq_init_attr *init_attr,
  442. struct ib_udata *udata);
  443. int mlx4_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr,
  444. enum ib_srq_attr_mask attr_mask, struct ib_udata *udata);
  445. int mlx4_ib_query_srq(struct ib_srq *srq, struct ib_srq_attr *srq_attr);
  446. int mlx4_ib_destroy_srq(struct ib_srq *srq);
  447. void mlx4_ib_free_srq_wqe(struct mlx4_ib_srq *srq, int wqe_index);
  448. int mlx4_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
  449. struct ib_recv_wr **bad_wr);
  450. struct ib_qp *mlx4_ib_create_qp(struct ib_pd *pd,
  451. struct ib_qp_init_attr *init_attr,
  452. struct ib_udata *udata);
  453. int mlx4_ib_destroy_qp(struct ib_qp *qp);
  454. int mlx4_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
  455. int attr_mask, struct ib_udata *udata);
  456. int mlx4_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
  457. struct ib_qp_init_attr *qp_init_attr);
  458. int mlx4_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
  459. struct ib_send_wr **bad_wr);
  460. int mlx4_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
  461. struct ib_recv_wr **bad_wr);
  462. int mlx4_MAD_IFC(struct mlx4_ib_dev *dev, int mad_ifc_flags,
  463. int port, struct ib_wc *in_wc, struct ib_grh *in_grh,
  464. void *in_mad, void *response_mad);
  465. int mlx4_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num,
  466. struct ib_wc *in_wc, struct ib_grh *in_grh,
  467. struct ib_mad *in_mad, struct ib_mad *out_mad);
  468. int mlx4_ib_mad_init(struct mlx4_ib_dev *dev);
  469. void mlx4_ib_mad_cleanup(struct mlx4_ib_dev *dev);
  470. struct ib_fmr *mlx4_ib_fmr_alloc(struct ib_pd *pd, int mr_access_flags,
  471. struct ib_fmr_attr *fmr_attr);
  472. int mlx4_ib_map_phys_fmr(struct ib_fmr *ibfmr, u64 *page_list, int npages,
  473. u64 iova);
  474. int mlx4_ib_unmap_fmr(struct list_head *fmr_list);
  475. int mlx4_ib_fmr_dealloc(struct ib_fmr *fmr);
  476. int __mlx4_ib_query_port(struct ib_device *ibdev, u8 port,
  477. struct ib_port_attr *props, int netw_view);
  478. int __mlx4_ib_query_pkey(struct ib_device *ibdev, u8 port, u16 index,
  479. u16 *pkey, int netw_view);
  480. int mlx4_ib_resolve_grh(struct mlx4_ib_dev *dev, const struct ib_ah_attr *ah_attr,
  481. u8 *mac, int *is_mcast, u8 port);
  482. static inline int mlx4_ib_ah_grh_present(struct mlx4_ib_ah *ah)
  483. {
  484. u8 port = be32_to_cpu(ah->av.ib.port_pd) >> 24 & 3;
  485. if (rdma_port_get_link_layer(ah->ibah.device, port) == IB_LINK_LAYER_ETHERNET)
  486. return 1;
  487. return !!(ah->av.ib.g_slid & 0x80);
  488. }
  489. int mlx4_ib_mcg_port_init(struct mlx4_ib_demux_ctx *ctx);
  490. void mlx4_ib_mcg_port_cleanup(struct mlx4_ib_demux_ctx *ctx, int destroy_wq);
  491. void clean_vf_mcast(struct mlx4_ib_demux_ctx *ctx, int slave);
  492. int mlx4_ib_mcg_init(void);
  493. void mlx4_ib_mcg_destroy(void);
  494. int mlx4_ib_find_real_gid(struct ib_device *ibdev, u8 port, __be64 guid);
  495. int mlx4_ib_mcg_multiplex_handler(struct ib_device *ibdev, int port, int slave,
  496. struct ib_sa_mad *sa_mad);
  497. int mlx4_ib_mcg_demux_handler(struct ib_device *ibdev, int port, int slave,
  498. struct ib_sa_mad *mad);
  499. int mlx4_ib_add_mc(struct mlx4_ib_dev *mdev, struct mlx4_ib_qp *mqp,
  500. union ib_gid *gid);
  501. void mlx4_ib_dispatch_event(struct mlx4_ib_dev *dev, u8 port_num,
  502. enum ib_event_type type);
  503. void mlx4_ib_tunnels_update_work(struct work_struct *work);
  504. int mlx4_ib_send_to_slave(struct mlx4_ib_dev *dev, int slave, u8 port,
  505. enum ib_qp_type qpt, struct ib_wc *wc,
  506. struct ib_grh *grh, struct ib_mad *mad);
  507. int mlx4_ib_send_to_wire(struct mlx4_ib_dev *dev, int slave, u8 port,
  508. enum ib_qp_type dest_qpt, u16 pkey_index, u32 remote_qpn,
  509. u32 qkey, struct ib_ah_attr *attr, struct ib_mad *mad);
  510. __be64 mlx4_ib_get_new_demux_tid(struct mlx4_ib_demux_ctx *ctx);
  511. int mlx4_ib_demux_cm_handler(struct ib_device *ibdev, int port, int *slave,
  512. struct ib_mad *mad);
  513. int mlx4_ib_multiplex_cm_handler(struct ib_device *ibdev, int port, int slave_id,
  514. struct ib_mad *mad);
  515. void mlx4_ib_cm_paravirt_init(struct mlx4_ib_dev *dev);
  516. void mlx4_ib_cm_paravirt_clean(struct mlx4_ib_dev *dev, int slave_id);
  517. #endif /* MLX4_IB_H */